

1. BF7613BMXX-XJLX MCU General Description

1.1. Features

- **Core: 1T 8051**
 - Operating frequency 12MHz, 6MHz, 4MHz, 1MHz
 - Clock error: $\pm 1\%$ @ $-20^{\circ}\text{C} \sim 65^{\circ}\text{C}$, 5V
 $\pm 3\%$ @ $-40^{\circ}\text{C} \sim 105^{\circ}\text{C}$, 5V
- **Memory (FLASH)**
 - CODE: 32K bytes
 - DATA: 2*512 bytes
 - SRAM: 256 bytes(data)+1024 bytes(xdata)
 - Support 4K BOOT function
- **Clock source, reset**
 - Internal low-speed clock LIRC: 32kHz
Clock error: $\pm 20\%$ @ 25°C , 5V
 $\pm 35\%$ @ $-40^{\circ}\text{C} \sim 105^{\circ}\text{C}$, 5V
 - Internal high-speed RC oscillator: 1MHz
 - External crystal oscillator: 32768Hz
 - 8 resets, including brown-out reset voltage (Bor):
2.8V/3.3V/3.7V/4.2V
 - Low voltage detection: 3.0V/3.3V/3.6V/3.9V/4.2V
optional
- **IO**
 - PB port built-in pull-up/pull-down resistor 33k, other
IO ports built-in pull-up resistor 4.7k
 - High current sink port (PB0~PB7)
 - Support device peripheral function multiplexing
 - All IO ports support external interrupt function,
INT0~2 (rising-edge, falling-edge, doub-edge), INT3
shared interrupt source (rising-edge, falling-edge)
- **Communication Module**
 - UART communication, support IO mapping
 - IIC slave mode, support 100/400kHz
- **16-bit PWM**
 - PWM0 supports multiple groups up to 4 channels, the
same frequency, different duty cycle output
 - PWM1/2 support up to 2 channels, the same
frequency, different duty cycle output
- **Operating Voltage: 2.5 V ~ 5.5 V**
- **Operating Temperature: $-40^{\circ}\text{C} \sim 105^{\circ}\text{C}$**
 - Enhanced industrial grade, in line with JESD
industrial grade reliability certification standards
- **12-bit High-speed ADC**
 - Up to 30 analog input channels
 - Built-in reference voltage 4V
- **Interrupt**
 - Two-level interrupt priority capability
 - ADC, CSD, LED, INT0/1/2/3, LVDT, Timer0~2,
WDT, UART0/1, IIC interrupt
- **Timer**
 - 16-bit Timer0/1, 32-bit Timer2
 - Timer2 clock source is internal low-speed clock
LIRC 32k or XTAL 32768Hz
 - Watchdog timer, overflow time 18ms to 2.304s
- **LED Driver**
 - 4x4, 4x5, 5x6, 6x7, 7x7, 7x8, 8x8 dot matrix driver
 - LED0~LED8 scan sequence is configurable
- **Low power mode**
 - Idle mode and sleep mode
 - Deep sleep, power consumption $3.5\mu\text{A}$ @5V typical
- **CTK**
 - The key sensitivity is set independently
 - Capacitive keys can be reused as GPIO
- **Two-wire programming, single-wire debugging
simulation interface**
- **Package**
 - SOP20/SOP28/TSSOP20/TSSOP28/
LQFP32


1.2. Overview

The BF7613BMXX-XJLX uses the high speed 8051 core with 1T instruction cycle, compared to the standard 8051 (12T) instruction cycle, has the quicker running speed, compatibility standard 8051 instruction.


The BF7613BMXX-XJLX includes a watchdog, key detection, LED serial dot matrix driver, IIC, UART, low voltage detection, power down reset, 3-channel 16-bit PWM, Timer0, Timer1, Timer2, 12-bit successive approximation ADC, low power mode.

The BF7613BMXX-XJLX integrated capacitance channels, which can be used to detect proximity sensing or touch, its built-in MCU, can be flexible configured, through the configuration can be implemented keys, rollers, sliders and other applications. A key can be run independently, and each key can be adjusted by corresponding special function registers to adjust the sensitivity.

1.3. System Architecture




system architecture



system bus frame diagram

1.4. Clock Diagram



clock diagram

1.5. Selection List


Type		BF7613BM20-SJ LX/TJLX	BF7613BM28-SJ LX/TJLX	BF7613BM32-LJ TX
Operating voltage (V)		2.5~5.5	2.5~5.5	2.5~5.5
Operating frequency (Hz)		12M	12M	12M
Core		1T 8051	1T 8051	1T 8051
Memory (Bytes)	CODE	32/28K	32/28K	32/28K
	BOOT	0/4K	0/4K	0/4K
	DATA	2*512	2*512	2*512
	SRAM	256+1024	256+1024	256+1024
Timer	WDT	1	1	1
	Timer0*16bit	1	1	1
	Timer1*16bit	1	1	1
	Timer2*32bit	1	1	1
Communication module	IIC	1	1	1
	UART	2	2	2
Analog module	ADC*12bit	18	26	30
GPIO		18	26	30
KEY		18	26	30
COM		8	8	8
INT		18	26	30
Display module	LED serial	7*8	8*8	8*8
PWM module	PWM0*16bit	4	4	4
	PWM1*16bit	1	2	2
	PWM2*16bit	0	2	2
package		SOP20/TSSOP20	SOP28/TSSOP28	LQFP32

selection list

Note: CODE area + BOOT area space size is 32K.


1.6. Pin Assignment

1.6.1. SOP20/TSSOP20




BF7613BM20-SJLX/TJLX pin Diagram

1.6.2. SOP28/TSSOP28



BF7613BM28-SJLX/TJLX Pin Diagram

1.6.3. LQFP32



BF7613BM32-LJTX Pin Diagram

1.7. Pin Description

BF7613BM32-LJTX	BF7613BM28-SJLX/TJLX	BF7613BM20-SJLX/TJLX	Function description
1	2	2	Default function: GPIO <PB4> Other function: SNS4: Touch key channel 4 ADC04: ADC channel 04 INT3_4: External Interrupt 3_4 COM4: Large current sink LED4: LED serial dot matrix <4> TXD0_B: serial pot transmission
2	3	3	Default function: GPIO <PB3> Other function: SNS3: Touch key channel 3 ADC03: ADC channel 03 INT3_3: External Interrupt 3_3 LED3: LED serial dot matrix <3> COM3: Large current sink PWM0_D: PWM0_D output port RXD0_B: serial pot reception
3	7	7	Default function: GND <VSS>
4	4	4	Default function: GPIO <PB2> Other function: SNS2: Touch key channel 2 ADC02: ADC channel 02 INT3_2: External interrupt 3_2 COM2: Large current sink port LED2: LED serial dot matrix <2> PWM0_C: PWM0_C output port TXD1_A: Serial port transmission
5	5	5	Default function: GPIO <PB1> Other function: SNS1: Touch key channel1 ADC01: ADC channel 01 INT3_1: External interrupt 3_1 COM1: Large current sink port LED1: LED serial dot matrix <1> PWM0_B: PWM0_C output port

			RXD1_A: serial port receiving
6	6	6	Default function: GPIO <PB0> Other function: SNS0: Touch key channel0 ADC00: ADC channel 00 INT3_0: External interrupt 3_0 COM0: Large current sink port LED0: LED serial dot matrix <0> PWM0_A: PWM0_A output port
7	8	8	Default function: Power supply <VCC>
8			Default function: GPIO <PA4> Other function: SNS28: touch key channel 28 ADC28: ADC channel 28 INT3_25: External interrupt 3_25 TXD1_D: serial port transmission
9			Default function: GPIO <PA3> Other function: SNS27: touch key channel 27 ADC27: ADC channel 27 INT3_24: External interrupt 3_24 RXD1_D: serial port receiving
10			Default function: GPIO <PA2> Other function: SNS26: Touch key channel 26 ADC26: ADC channel 26 INT3_23: External interrupt 3_23
11	9	9	Default function: GPIO <PA1> Other function: SNS25: Touch key channel 25 ADC25: ADC channel 25 INT3_22: External interrupt 3_22 SDA0_A: Serial data line of IIC TXD0_A: Serial port transmission TXD0_E: Serial port transmission SCL0_C: Serial clock line of IIC SWE0: Single-line simulation port PGD0: programming port
12	10	10	Default function: GPIO <PA0> Other function: SNS24: Touch key channel 24 ADC24: ADC channel 24 INT3_21: External interrupt 3_21 RXD0_A: serial port receiving TXD0_F: serial port transmission SCL0_A: Serial clock line of IIC PGC0: programming port
13	11	11	Default function: GPIO <PD7>

			<p>Other function: SNS23: Touch key channel 23 ADC23: ADC channel 23 INT2: External interrupt 2 RXD0_F: serial port receiving PGC2: Programming port</p>
14	12	12	<p>Default function: GPIO <PD6> Other function: SNS22: Touch key channel 22 ADC22: ADC channel 22 INT1: External interrupt 1 SDA0_C: Serial data line of IIC RXD0_E: serial port receiving SWE2: Single-line simulation port PGD2: burning port</p>
15	13	13	<p>Default function: GPIO <PD5> Other function: SNS21: Touch key channel 21 ADC21: ADC channel 21 INT3_20: External interrupt 3_20 TXD1_C: Serial port transmission PGC1: Programming port</p>
16	14	14	<p>Default function: GPIO <PD4> Other function: SNS20: Touch key channel 20 ADC20: ADC channel 20 INT3_19: External interrupt 3_19 RXD1_C: serial port receiving SWE1: Single-line simulation port PGD1: programming port</p>
17	15	15	<p>Default function: GPIO <PD3> Other function: SNS19: Touch key channel 19 ADC19: ADC channel 19 INT3_18: External interrupt 3_18 XTAL_IN: External crystal oscillator input</p>
18	16	16	<p>Default function: GPIO <PD2> Other function: SNS18: touch key channel 18 ADC18: ADC channel 18 INT3_17: External interrupt 3_17 XTAL_OUT: External crystal oscillator output</p>
19	17		<p>Default function: GPIO <PD1> Other function: SNS17: Touch key channel 17 ADC17: ADC channel 17 INT3_16: External interrupt 3_16 PWM2_A: PWM2_A output port</p>
20	18	17	<p>Default function: GPIO <PD0></p>

			Other function: SNS16: Touch key channel 16 ADC16: ADC channel 16 INT0: External interrupt 0 PWM1_A: PWM1_A output port
21	19		Default function: GPIO <PC7> Other function: SNS15: Touch key channel 15 ADC15: ADC channel 15 INT3_15: External interrupt 3_15 PWM2_B: PWM2_B output port
22	20		Default function: GPIO <PC6> Other function: SNS14: Touch key channel 14 ADC14: ADC channel 14 INT3_14: External interrupt 3_14 PWM1_B: PWM1_B output port
23	21		Default function: GPIO <PC5> Other function: SNS13: Touch key channel 13 ADC13: ADC channel 13 INT3_13: External interrupt 3_13 PWM0_D1: PWM0_D1 output port
24	22		Default function: GPIO <PC4> Other function: SNS12: Touch key channel 12 ADC12: ADC channel 12 INT3_12: External interrupt 3_12
25	23		Default function: GPIO <PC3> Other function: SNS11: Touch key channel 11 ADC11: ADC channel 11 INT3_11: External interrupt 3_11 PWM0_C1: PWM0_C1 output port
26	24		Default function: GPIO <PC2> Other function: SNS10: Touch key channel 10 ADC10: ADC channel 10 INT3_10: External interrupt 3_10
27	25	18	Default function: GPIO <PC1> Other function: SNS9: Touch key channel 9 ADC09: ADC channel 09 INT3_9: External interrupt 3_9 TXD0_D: serial port transmission
28			Default function: GPIO <PA5> Other function: SNS29: Touch key channel 29 ADC29: ADC channel 29 INT3_26: External interrupt 3_26
29	26		Default function: GPIO <PC0>

			<p>Other function: SNS8: Touch key channel 8 ADC08: ADC channel 08 INT3_8: External interrupt 3_8 LED8: LED serial dot matrix <8> PWM0_B1: PWM0_B1 output port SDA0_B: Serial data line of IIC RXD0_D: serial port receiving</p>
30	27	19	<p>Default function: GPIO <PB7> Other function: SNS7: Touch key channel 7 ADC07: ADC channel 07 INT3_7: External interrupt 3_7 COM7: Large current sink port LED7: LED serial dot matrix <7> TXD1_B: Serial port transmission</p>
31	28	20	<p>Default function: GPIO <PB6> Other function: SNS6: Touch key channel 6 ADC06: ADC channel 06 INT3_6: External interrupt 3_6 COM6: Large current sink port LED6: LED serial dot matrix <6> RXD1_B: serial port receiving</p>
32	1	1	<p>Default function: GPIO <PB5> Other function: SNS5: Touch key channel 5 ADC05: ADC channel 05 INT3_5: External interrupt 3_5 COM5: Large current sink port LED5: LED serial dot matrix <5> PWM0_A1: PWM0_A1 output port SCL0_B: Serial clock line of IIC</p>


Package pin correspondence diagram

2. Electrical Characteristics


2.1. AC Characteristics

Parameter	Symbol	Condition	Clock skew	Unit
RC	RC1M	Ambient temperature 25°C, @5V	±1%	MHz
		Ambient temperature -20°C ~65°C, @5V	±1%	
		Ambient temperature -40°C ~105°C, @5V	±3%	
		VCC 2.5V~5.5V, ambient temperature 25°C	±1%	
System clock	F_sys_clk	Ambient temperature 25°C, @5V	±1%	MHz
		Ambient temperature -20°C ~65°C, @5V	±1%	
		Ambient temperature -40°C ~105°C, @5V	±3%	
		VCC 2.5V~5.5V, ambient temperature 25°C	±1%	
WDT clock	LIRC	Ambient temperature 25°C, @5V	±20%	kHz
		Ambient temperature -40°C ~105°C, @5V	±35%	
		VCC 2.5V~5.5V, ambient temperature 25°C	±35%	


AC characteristics parameters table




RC1M voltage curve



LIRC voltage curve



RC1M temperature graph



LIRC temperature graph

2.2. DC Characteristics

Unless otherwise stated, typical values are test values at 25°C

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
Operating voltage	VCC	-	2.5	-	5.5	V	
Working mode	Active	@5V, system clock 12M, operating current	-	2.1	2.5	mA	
		@5V, system clock 6M, operating current	-	1.6	1.9	mA	
		@5V, system clock 4M, operating current	-	1.4	1.7	mA	
		@5V, system clock 1M, operating current	-	1.1	1.4	mA	
		@3.3V, system clock 12M, operating current	-	2.0	2.4	mA	
		@3.3V, system clock 6M, operating current	-	1.5	1.8	mA	
		@3.3V, system clock 4M, operating current	-	1.3	1.6	mA	
		@3.3V, system clock 1M, operating current	-	1.0	1.3	mA	
	Wait	@5V, system clock 12M, IO output low, enter Wait mode, turn off other functions	-	1.0	-	mA	
		@3.3V, system clock 12M, IO output low, enter Wait mode, turn off other functions	-	0.9	-	mA	
	Idle	@5V, WDT_CTRL=7, WDT interrupt 2S wake up, 2ms working time, IO output low, turn off other functions	-	6	8	μA	
		@5V, Timer2 external crystal oscillator 2S wake up, 2ms working time, IO output low, turn off other functions	-	6	8	μA	
		@3.3V, WDT_CTRL=7, WDT interrupt 2S wake up, 2ms working time, IO output low, turn off other functions	-	6.5	8.5	μA	
		@3.3V, Timer2 external crystal oscillator 2S wake up, 2ms working time, IO output low, turn off other functions	-	6.5	8.5	μA	
		@5V, CSD parallel mode, WDT interrupt 2S wake up, 2ms working time, IO output low, turn off other functions	-	6	8	μA	
		@3.3V, CSD parallel mode, WDT interrupt 2S wake-up, 2ms working time, IO output low, turn off other functions	-	6.5	8.5	μA	
		sleep	@5V PCON = 0x01, turn off BOR, IO set to low, turn off other functions.	-	3.5	5	μA
			@3.3V PCON = 0x01, turn off BOR, IO set to low, turn off other functions.	-	4	-	μA
	Input low level	V _{IL}	VCC=2.5~5.5V	-	-	0.3*VCC	V



Input high level	V_{IH}	$VCC=2.5\sim 5.5V$	$0.7*VCC$	-	-	V
INT0/1/2/3 Input low level	V_{INTL}	$VCC=2.5\sim 5.5V$	-	-	$0.3*VCC$	V
INT0/1/2/3 Input high level	V_{INTH}	$VCC=2.5\sim 5.5V$	$0.7*VCC$	-	-	V
I/O Output Low level	V_{OL}	$I_{OL}=4mA@VCC=2.5V, I_{OL}=10mA@VCC=5V$	-	-	$0.1*VCC$	V
I/O Output High level	V_{OH}	$I_{OH}=4mA@VCC=2.5V, I_{OH}=10mA@VCC=5V$	$0.9VCC$	-	-	V
IO sink current	IOL	$V_{OL}=0.1VCC, @VCC=5V$	60	65	75	mA
IO source current	IOH	$V_{OH}=0.9VCC, @VCC=5V$	17	20	24	mA
PB0~PB7 large sink current	I_{com}	$V_{OL}=0.1VCC, @VCC=5V$	-	125	-	mA
Input leakage current	I_{le}	$VCC=5V$	-	1	5	μA
Pull_up resistor	R_{P_u}	$VCC=5V$	-	4.7	-	$k\Omega$
Pull_up resistor (PB)	R_{P_u}	$VCC=5V$	23.1	33	42.9	$k\Omega$
Pull_down resistor (PB)	R_{P_d}	$VCC=5V$	23.1	33	42.9	$k\Omega$

The working current of the functional module is shown in the following table:

Module	Symbol	Conditions	Min	Typ	Max	Unit
ADC	I _{ADC}	@5V, system clock 12M, no load, IO output low, open ADC enable, open a channel, GET_ADC scan, turn off other functions	-	1.4	-	mA
LVDT	I _{LVDT}	@5V, system clock 12M, no load, low power consumption mode, IO output low, turn on LVDT enable, turn off other functions	-	5.2	-	μA
BOR	I _{BOR}	@5V, system clock 12M, no load, low power consumption mode, IO output low, open BOR enable, turn off other functions	-	5.1	-	μA
CSD	I _{CSD}	@5V, system clock 12M, no load, IO output low, open six CSD channels and timer0, turn off other functions	-	0.4	-	mA
PWM	I _{PWM}	@5V, system clock 12M, no load, IO output low, enable PWM0, turn off other functions	-	0.1	-	mA
DATA Erase current	I _E	@5V, system clock 12M, no load, IO output low, enable NVR, only erase NVR3 in while, turn off other functions	-	1.6	-	mA
DATA Write current	I _W	@5V, system clock 12M, no load, low IO output, enable NVR, write one byte in while, turn off all other functions	-	2.4	-	mA

DC characteristics parameters table

2.3. ADC Characteristics

Unless otherwise stated, typical values are test values at 25°C

ADC electrical characteristics VDD=Vmin-5.5V, GND=0V, TA=+25°C						
Parameter	Symbol	Condition	Min	Typical	max	unit
Supply voltage	V _{AD}	-	2.5	-	5.5	V
Precision	N _R	-	-	9	10	Bit
A/D input voltage	V _{AIN}	-	V _{SS}	-	V _{REF}	V
A/D input resistance	R _{AIN}	-	-	6.5	17.5	KΩ
A/D working current	I _{AD}	-	-	1.4	-	mA
A/D input current	I _{ADIN}	-	-	-	1	μA
Differential nonlinearity error	DNL	VDD=5.0V	-	±4	±6	LSB
Integral nonlinearity error	INL	VDD=5.0V	-	±4	±6	LSB
ADC sampling time	T _{AD}	-	0.5	-	-	μs
ADC conversion time	T _{CON}	-	2.625	-	-	μs
Resolution	ADCRESO	-	12			Bit
Input channel	-	-	-	-	30	Channel

ADC characteristics parameters table

2.4. Limit Parameters

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage when working	VCC	VSS+2.5	-	VSS+5.5	V
Storage temperature	Tstg	-40	-	125	°C
Operating temperature	Totg	-40	-	105	°C
I/O input voltage	Vin	VSS-0.5	-	VCC+0.5	V
IOL total current	IOLA	130			mA
IOH total current	IOHA	-130			mA
Port electrostatic discharge voltage	ESD(HBM)	-8	-	8	KV

Limit parameters characteristics parameters table


Notes: Exceed the limit parameters may cause damage to the chip, unable to expect the chip work outside the above indicated range. If you work under conditions outside the marked range for a long time, it may affect the reliability of the chip.

3. RAM, FLASH and SFR

3.1. Flash

FLASH memory features are as follows:

- CODE area: ICP programming supports block erase, page erase, byte write
- DATA area: support page erase, byte write
- Program/erase times: CODE area: at least 10000 times @25°C
DATA area: at least 100000 times @25°C
- Data retention period: 100 years @25°C, 20 years @85°C
- Support IAP BOOT upgrade function, storage protection, 4K



Flash Storage Architecture

Module	Space size (bytes)	Address	Page
CODE	32K	0x0000~0x7FFF	64
System	512	0x8000~0x81FF	1
Information	512	0x8200~0x83FF	1
NVR3	512	0x8400~0x85FF	1
NVR4	512	0x8600~0x87FF	1



Steps to read the unique identification code (UID) of the chip:

1. Turn off the interrupt;
2. Read CODE absolute address 0x83A8~0x83B7 corresponding to product ID1~ID16;
3. Restore the interrupt setting.

Steps to read Flash information:

1. Turn off the interrupt;
2. Select the address to be read, and read the CODE absolute address;
3. Need to continue to read data, jump to step 2;
4. Restore interrupt settings.

3.2. RAM

There are 256 Bytes internal, the address is 00H~FFH, including working registers group, bit addressing areas, buffers and SFR, the buffer contain the stack area.

Internal low 128 Bytes, 00H~7FH has 128 Bytes. Read and write data by immediate addressing or indirect addressing.

Internal high 128 Bytes, 80H~FFH has 128 Bytes. Read and write data only by immediate addressing or indirect addressing.


Special function register SFR: the address is 80H~FFH, Read and write data only by direct addressing.

Xdata has 1K Bytes, the address is 0000H~03FFH, users can use this area completely. To read and write data through the data pointer or working registers group addressing mode.

The LED storage RAM occupies the XRAM bus, the address is 400~418H.

Note reserved stack space when writing a program, in order to avoid stack overflow and program goes wrong. Stack first address automatically assigned by program, when programming with C language, but it must be stored in data or idata. KEIL stack can be set in the first address in STARTUP.A51.

RAM address space allocation map:



The following table lists the methods to get value in the three parts of RAM:

DATA	MOV A, direct MOV direct, A MOV direct, #data MOV direct1, direct2 MOV Rn, direct MOV direct, Rn
IDATA	MOV A, @Ri MOV @Ri, A MOV direct, @Ri MOV @Ri, direct MOV @Ri, #data
XDATA	MOVX @DPTR, A MOVX A, @DPTR

RAM value instruction set

Notes: n: 0~7, i: 0~1.

3.3. SFR Table

Addr	Name	R/W	Por	Function description
0x80	DATAB	RW	0xFF	PB data register
0x81	SP	RW	0x07	Stack pointer register
0x82	DPL	RW	0x00	Data pointer register0 low 8-bit
0x83	DPH	RW	0x00	Data pointer register0 high 8-bit
0x84	SYS_CLK_CFG	RW	0x01	Clock control register
0x85	INT_PE_STAT	RW	0x00	WDT/Timer2 interrupt status register
0x86	INT_POBO_STAT	RW	0x00	LVDT boost/LVDT buck interrupt status register
0x87	PCON	RW	0x00	Low-power mode select register
0x88	TCON	RW	0x00	Timer control register
0x89	TMOD	RW	0x00	Timer mode register
0x8A	TL0	RW	0x00	Timer 0 counter low 8 bits
0x8B	TL1	RW	0x00	Timer 1 counter low 8 bits
0x8C	TH0	RW	0x00	Timer 0 counter high 8 bits
0x8D	TH1	RW	0x00	Timer 1 counter high 8 bits
0x8E	SOFT_RST	RW	0x00	Soft reset register
0x90	DATAC	RW	0xFF	PC port data register
0x91	WDT_CTRL	RW	0x00	WDT timing overflow control register
0x92	WDT_EN	RW	0x00	WDT timing enable register
0x93	TIMER2_CFG	RW	0x00	TIMER2 CFG register
0x94	TIMER2_SET_H	RW	0x00	TIMER2 count value configuration register, high 8 bits
0x95	TIMER2_SET_L	RW	0x00	TIMER2 count value configuration register, low 8 bits
0x96	REG_ADDR	RW	0x00	Second address bus register
0x97	REG_DATA	RW	0x00	Second data read and write bus register
0x98	DATAD	RW	0xFF	PD port data register
0x99	PWM1_CH0_CNT_L	RW	0x00	PWM1 channel 0 count value configuration register low 8 bits
0x9A	PWM1_CH0_CNT_H	RW	0x00	PWM1 channel 0 count value configuration register high 8 bits
0x9B	PWM1_CH1_CNT_L	RW	0x00	PWM1 channel 1 count value configuration register low 8 bits
0x9C	PWM1_CH1_CNT_H	RW	0x00	PWM1 channel 1 count value configuration register high 8 bits
0x9D	PWM2_CH0_CNT_L	RW	0x00	PWM2 channel 0 count value configuration register low 8 bits
0x9E	PWM2_CH0_CNT_H	RW	0x00	PWM2 channel 0 count value configuration register

				high 8 bits
0x9F	PWM2_CH1_CNT_L	RW	0x00	PWM2 channel 1 count value configuration register low 8 bits
0xA0	P2_XH	RW	0xFF	MOVX @Ri,A operation xdata address high 8 bits
0xA1	PWM2_CH1_CNT_H	RW	0x00	PWM2 channel 1 count value configuration register high 8 bits
0xA2	PWM_EN	RW	0x00	PWM control register
0xA3	PWM0_CH_CTRL	RW	0x00	PWM0 control register
0xA4	PWM0_CH0_CNT_L	RW	0x00	PWM0 channel 0 count value configuration register low 8 bits
0xA5	PWM0_CH0_CNT_H	RW	0x00	PWM0 channel 0 count value configuration register high 8 bits
0xA6	PWM0_CH1_CNT_L	RW	0x00	PWM0 channel 1 count value configuration register low 8 bits
0xA7	PWM0_CH1_CNT_H	RW	0x00	PWM0 channel 1 count value configuration register high 8 bits
0xA8	IEN0	RW	0x00	Interrupt enable register
0xA9	PWM0_CH2_CNT_L	RW	0x00	PWM0 channel 2 count value configuration register low 8 bits
0xAA	PWM0_CH2_CNT_H	RW	0x00	PWM0 channel 2 count value configuration register high 8 bits
0xAB	PWM0_CH3_CNT_L	RW	0x00	PWM0 channel 3 count value configuration register low 8 bits
0xAC	PWM0_CH3_CNT_H	RW	0x00	PWM0 channel 3 count value configuration register high 8 bits
0xAD	PWM0_MOD_L	RW	0x00	PWM0 cycle configuration register low 8 bits
0xAE	PWM0_MOD_H	RW	0x00	PWM0 cycle configuration register high 8 bits
0xAF	SCAN_START	RW	0x00	LED scan open register
0xB0	DP_CON	RW	0x00	LED scan control register
0xB1	SCAN_WIDTH	RW	0x00	LED scan on time 1 control register
0xB2	LED2_WIDTH	RW	0x00	LED scan on time 2 control register
0xB3	LED_DRIVE	RW	0x00	LED drive capability configuration register
0xB4	ADC_SPT	RW	0x00	ADC sample time configure register
0xB5	ADC_SCAN_CFG	RW	0x00	ADC scan control register
0xB6	ADCKCK	RW	0x00	ADC clock control register
0xB8	IPL0	RW	0x00	Interrupt priority register 0
0xB9	ADC_RDATAH	R	0x00	ADC scan result register high 4 bits
0xBA	ADC_RDATA_L	R	0x00	ADC scan result register low 8 bits
0xBB	PWM1_MOD_L	RW	0x00	PWM1 period configuration register low 8 bits
0xBC	PWM1_MOD_H	RW	0x02	PWM1 period configuration register high 8 bits

0xBD	UART0_BDL	RW	0x00	UART0 Baudrate control registe
0xBE	UART0_CON1	RW	0x00	UART0 control register 1
0xBF	UART0_CON2	RW	0x0C	UART0 control register 2
0xC0	UART0_STATE	RW	0x00	UART0 status flag register
0xC1	UART0_BUF	RW	0xFF	UART0 data register
0xC2	PWM2_MOD_L	RW	0x00	PWM2 period configuration register low 8 bits
0xC3	PWM2_MOD_H	RW	0x00	PWM2 period configuration register high 8 bits
0xC4	PWMX_CH_CTRL	RW	0x00	PWMX control register
0xC5	UART1_BDL	RW	0x00	UART1 baud rate control register
0xC6	UART1_CON1	RW	0x00	UART1 control register 1
0xC7	UART1_CON2	RW	0x00	UART1 control register 2
0xC8	UART1_STATE	RO/RW	0x00	UART1 status flag register
0xC9	UART1_BUF	RW	0xFF	UART1 data register
0xCA	CSD_START	RW	0x00	CSD scan open register
0xCB	SNS_SCAN_CFG1	RW	0x00	Touch key scan configuration register 1
0xCC	SNS_SCAN_CFG2	RW	0x40	Touch key scan configuration register 2
0xCD	SNS_SCAN_CFG3	RW	0x70	Touch key scan configuration register 3
0xCE	CSD_RAWDATAL	R	0x00	CSD counter, low 8-bit
0xCF	CSD_RAWDATAH	R	0x00	CSD counter, high 8-bit
0xD0	PSW	R/RW	0x00	Program status register
0xD1	PULL_I_SELA_L	RW	0x00	CSD pull-up current source selection register
0xD2	SNS_ANA_CFG	RW	0x2D	CSD scan parameter configuration register
0xD3	SNS_IO_SEL1	RW	0x00	SNS channel select register 1
0xD4	SNS_IO_SEL2	RW	0x00	SNS channel select register 2
0xD5	SNS_IO_SEL3	RW	0x00	SNS channel select register 3
0xD6	SNS_IO_SEL4	RW	0x00	SNS channel select register 4
0xD7	RST_STAT	RW	rst_state	Reset flag register
0xD8	PD_PB	RW	0x00	PB port pull-down resistor control register
0xD9	ADC_IO_SEL1	RW	0x00	ADC function selection register 1
0xDA	ADC_IO_SEL2	RW	0x00	ADC function selection register 2
0xDB	ADC_IO_SEL3	RW	0x00	ADC function selection register 3
0xDC	ADC_IO_SEL4	RW	0x00	ADC function selection register 4
0xDD	PU_PA	RW	0x00	PA port pull-up resistor control register
0xDE	PU_PB	RW	0x00	PB port pull-up resistor control register
0xDF	PU_PC	RW	0x00	PC port pull-up resistor control register
0xE0	ACC	RW	0x00	Accumulator
0xE1	IRCON2	RW	0x00	Interrupt flag register 2
0xE2	PU_PD	RW	0x00	PD port pull-up resistor control register
0xE3	IICADD	RW	0x00	IIC address register

0xE4	IICBUF	RW	0x00	IIC transmit and receive data register
0xE5	IICCON	RW	0x10	IIC configuration register
0xE6	IEN1	RW	0x00	Interrupt enable register 1
0xE7	IEN2	RW	0x00	Interrupt enable register 2
0xE8	IICSTAT	RO/RW	0x44	IIC status register
0xE9	IICBUFFER	RW	0x00	IIC transmit and receive data buffer register
0xEA	TRISA	RW	0x3F	PA port direction register
0xEB	TRISB	RW	0xFF	PB port direction register
0xEC	TRISC	RW	0xFF	PC port direction register
0xED	TRISD	RW	0xFF	PD port direction register
0xEE	UART_IO_SEL	RW	0x00	UART select enable register
0xF0	B	RW	0x00	B register
0xF1	IRCON1	RW	0x00	Interrupt flag register 1
0xF2	PERIPH_IO_SEL	RW	0x40	IIC /INT function control register
0xF4	IPL2	RW	0x00	Interrupt priority register 2
0xF6	IPL1	RW	0x00	Interrupt priority register 1
0xF7	EXT_INT_CON	RW	0x15	External interrupt polarity control register
0xF8	DATAA	RW	0x3F	PA data register
0xF9	SPROG_ADDR_H	RW	0x00	Address control register
0xFA	SPROG_ADDR_L	RW	0x00	Address control register lower 8 bits
0xFB	SPROG_DATA	RW	0x00	Data register
0xFC	SPROG_CMD	RW	0x00	Command register
0xFD	SPROG_TIM	RW	0x5A	Erase and write time control register
0xFE	PD_ANA	RW	0x0F	Module switch control register

SFR register summary

Note: 1. Registers whose addresses end with 8 or 0 can be bit-operated, such as register addresses 0x80, 0x88.

2. Reset value: reset value in different modes;

Power-on reset: rst_state is 0x02;

Reset in other modes: The reset flag bit corresponding to rst_state is 1, and other reset flags remain in their original state.

3. RO/R: only read. RW: read and write.

3.4. Secondary Bus Register Table

The BF7613BMXX-XJLX series supports expanded secondary bus registers for expanding more register functions. You only need to write the address of the secondary bus register to be accessed into REG_ADDR, and then access the corresponding secondary bus register through the REG_DATA register. It is recommended that when reading and writing secondary bus registers, first EA = 0, and then EA = 1 after the operation is completed. Prevent other interrupts or operations from modifying the address or data of the secondary bus register.

Addr	Name	Bit	R/W	Por	Function description
0x96	REG_ADDR	<5:0>	RW	0x00	Secondary bus address configuration register
0x97	REG_DATA	<7:0>	RW	0x00	Secondary bus data read and write register

Addr	Name	R/W	Por	Function description
0x00	CFG0_REG	R	0xFF	Configuration word register 0
0x01	CFG1_REG	R	0x64	Configuration word register 1
0x02	CFG2_REG	R	0x1F	Configuration word register 2
0x03	CFG3_REG	RW	0xFF	Configuration word register 3
0x04	CFG4_REG	R	0x2D	Configuration word register 4
0x05	CFG5_REG	R	0xC9	Configuration word register 5
0x06	CFG6_REG	R	0x3F	Configuration word register 6
0x07	CFG7_REG	R	0x1F	Configuration word register 7
0x08	CFG8_REG	R	0x7F	Configuration word register 8
0x09	CFG9_REG	R	0x0F	Configuration word register 9
0x0A	CFG10_REG	R	0x3F	Configuration word register 10
0x0B	CFG11_REG	R	0xFF	Configuration word register 11
0x0C	CFG12_REG	R	0x3F	Configuration word register 12
0x0D	CFG13_REG	R	0xFF	Configuration word register 13
0x0E	CFG14_REG	R	0xFF	Configuration word register 14
0x0F	CFG15_REG	R	0xFF	Configuration word register 15
0x10	CFG16_REG	R	0x3F	Configuration word register 16
0x11	CFG17_REG	R	0xFF	Configuration word register 17
0x12	CFG18_REG	R	0xFF	Configuration word register 18
0x13	CFG19_REG	R	0xFF	Configuration word register 19
0x14	CFG20_REG	R	0x01	Configuration word register 20
0x15	CFG30_REG	R	0xFF	Configuration word register 30
0x1B	OSC_SFR_SEL	RW	0x00	ADJ_OSC selection register
0x21	FLASH_BOOT_EN	RO	0x00	BOOT mode status register
0x22	BOOT_CMD	RW	0x00	Program space jump instruction register
0x23	ROM_OFFSET_L	RO	0x00	Address offset of CODE area (low 8 bits)
0x24	ROM_OFFSET_H	RO	0x00	Address offset of CODE area (high 8 bits)

0x25	ADC_CFG1	RW	0x00	ADC configuration register
0x26	ADC_CFG2	RW	0x02	ADC comparator offset cancellation selection register
0x27	PERIPH_IO_SEL4	RW	0x00	INT3 select enable register 4
0x28	PERIPH_IO_SEL3	RW	0x00	INT3 select enable register 3
0x29	PERIPH_IO_SEL2	RW	0x00	INT3 select enable register 2
0x2A	PERIPH_IO_SEL1	RW	0x00	INT3 select enable register 1
0x2B	COM_IO_SEL	RW	0x00	COM port selection configuration register
0x2C	ODRAIN_EN	RW	0x00	PA0/PA1/PD6 port open drain output enable register
0x2D	PWM0_IO_SEL	RW	0x00	PWM0 port selection register
0x2E	BOR_SEL	RW	state	BOR control register
0x2F	LVDT_SEL	RW	0x38	LVDT control register

Note:

1. The register whose address ends with 8 or 0 can be bit-operated.
2. Connect BOR_SEL register to power-on reset: state is 0x18, other resets will not change the configuration value.
3. RO/R: Read only; RW: Read and write.

4. Register Summary

4.1. SFR Register Detailed Description

DATAB (80H) PB port data register

Bit number	7	6	5	4	3	2	1	0
Symbol	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	The output level of the PB group can be configured as the GPIO port. The read value is the level state of the current IO port or the configured output value.

SP (81H) Stack pointer register

Bit number	7	6	5	4	3	2	1	0
Symbol	SP[7:0]							
R/W	R/W							
Reset value	7							

DPL(82H) Data pointer register0 low 8-bit

Bit number	7	6	5	4	3	2	1	0
Symbol	DPL[7:0]							
R/W	R/W							
Reset value	0							

DPH (83H) Data pointer register0 high 8-bit

Bit number	7	6	5	4	3	2	1	0
Symbol	DPH[7:0]							
R/W	R/W							
Reset value	0							

SYS_CLK_CFG (84H) Clock control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	WAIT_MODE	PLL_CLK_SEL	
R/W	-	-	-	-	-	R/W	R/W	
Reset value	-	-	-	-	-	0	0	1

Bit number	Bit symbol	Description
7~3	--	Reserved
2	WAIT_MODE	WAIT mode enable 1: The chip enters WAIT mode; 0: The chip exits WAIT mode
1~0	PLL_CLK_SEL	PLL clock divided selection register 00: 12MHz; 01: 6MHz; 10: 4MHz; 11: 1MHz

INT_PE_STAT(85H)WDT/Timer2 interrupt status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INT_WDT_STAT	INT_TIMER2_STAT
R/W	-	-	-	-	-	-	R/W	R/W
Reset value	-	-	-	-	-	-	0	0

Bit number	Bit symbol	Description
1	INT_WDT_STAT	WDT interrupt status, set 0, write WDT_CTRL can set 0. 1: interrupt effective 0: invalid interrupt
0	INT_TIMER2_STAT	TIMER2 interrupt status, set 0, write TIMER2_CFG can set 0. 1: interrupt effective 0: invalid interrupt

INT_POBO_STAT (86H) LVDT boost/LVDT buck interrupt status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INT_PO_STAT	INT_BO_STAT
R/W	-	-	-	-	-	-	R/W	R/W
Reset value	-	-	-	-	-	-	0	0

Bit number	Bit symbol	Description
1	INT_PO_STAT	Lvdt boost interrupt status 1: boost interrupt is valid 0: boost interrupt is invalid
0	INT_BO_STAT	Lvdt buck interrupt state 1: buck interrupt is valid 0: buck interrupt is invalid

PCON(87H) Low-power mode select register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	LPM
R/W	-	-	-	-	-	-	-	R/W
Reset value	-	-	-	-	-	-	-	0

Bit number	Bit symbol	Description
0	LPM	Low-power mode control 1: Low-power mode; 0: Normal mode, automatically cleared after wake-up Note: After waking up, the software delay must be $\geq 100\mu\text{s}$, otherwise the wake-up function is abnormal

TCON(88H) Timer control register

Bit number	7	6	5	4	3	2	1	0
Symbol	TF1	TR1	TF0	TR0	IE1	-	IE0	-
R/W	R/W	R/W	R/W	R/W	R/W	-	R/W	-
Reset value	0	0	0	0	0	-	0	-

Bit number	Bit symbol	Description
7	TF1	Timer1 overflow flag. Set to 1 when Timer1 overflows, or Timer0's TH0 overflows in mode three.
6	TR1	Timer1 start enable. When set to 1, enable the Timer1 count or Timer0 TH0 count in mode 3.
5	TF0	Timer0 overflow flag. The hardware set 1 when Timer0 overflows.
4	TR0	Timer0 start enable, when set to 1, start Timer0 count.
3	IE1	External interrupt 1. The hardware set 1, the software is cleared.
1	IE0	External interrupt 0. The hardware set 1, the software is cleared
2, 0	--	Reserved

TMOD(89H) Timer mode register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	M1[1:0]		-	-	M0[1:0]	
R/W	-	-	R/W		-	-	R/W	
Reset value	-	-	0	0	-	-	0	0

Bit number	Bit symbol	Description
7~6, 3~2	--	Reserved
5~4	M1[1:0]	Timer1 mode select bits 00=mode0 – 13-bit timer 01=mode1 – 16-bit timer 10=mode2 – 8-bit auto-reload timers 11=mode3 – Two 8-bit timers
1~0	M0[1:0]	Timer0 mode select bits 00=mode0 – 13-bit timer

		01=mode1 – 16-bit timer 10=mode2 – 8-bit auto-reload timers 11=mode3 – Two 8-bit timers
--	--	---

TL0(8AH) Timer 0 counter 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	TL0[7:0]							
R/W	R/W							
Reset value	0							

TL1(8BH) Timer 1 counter low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	TL1[7:0]							
R/W	R/W							
Reset value	0							

TH0(8CH) Timer 0 counter high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	TH0[7:0]							
R/W	R/W							
Reset value	0							

TH1(8DH) Timer 1 counter high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	TH1[7:0]							
R/W	R/W							
Reset value	0							

SOFT_RST(8EH) Soft reset register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Software reset register. Software reset is only generated when the register value is 0x55.

DATA_C(90H) PC port data register

Bit number	7	6	5	4	3	2	1	0
Symbol	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PC data register. The output level of the PC group can be

		configured as the GPIO port. The read value is the level state of the current IO port or the configured output value.
--	--	---

WDT_CTRL(91H) WDT timing overflow control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	WDT_TIME_SEL		
R/W	-	-	-	-	-	R/W		
Reset value	-	-	-	-	-	0	0	0

Bit number	Bit symbol	Description
7~0	WDT_TIME_SEL	WDT overflow timer register. Timing length is as follows: 0x00: 18ms; 0x01: 36ms; 0x02: 72ms; 0x03: 144ms; 0x04: 288ms; 0x05: 576ms; 0x06: 1152ms; 0x07: 2304ms;

WDT_EN(92H) WDT timing enable register

Bit number	7	6	5	4	3	2	1	0
Symbol	WDT_EN							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	WDT_EN	WDT timing enable configuration register. WDT is turned off when the configuration value is 0x55.

TIMER2_CFG (93H) TIMER2 CFG register

Bit number	7~4	3	2	1	0
Symbol	-	TIMER2_CNT_MOD	TIMER2_CLK_SEL	TIMER2_RLD	TIMER2_EN
R/W	-	R/W	R/W	R/W	R/W
Reset value	-	0	0	0	0

Bit number	Bit symbol	Description
3	TIMER2_CNT_MOD	TIMER2 count step mode select register 1: count step is 65536 clock. 0: count step is 1 clock.
2	TIMER2_CLK_SEL	TIMER2 clock select register 1: select XTAL32768Hz 0: select LIRC
1	TIMER2_RLD	TIMER2 reload enable control register 1: automatic reload mode 0: manual reload mode
0	TIMER2_EN	TIMER2 count enable register 1: turn on timing;

		<p>0: stop timing; In manual reload mode, the hardware automatically clears this register after timing is completed, stop count. In manual reload mode, will maintain the enable register after the count is completed. Automatically re-counting from 0, no matter which mode, configuring this register to 1 during counting will start counting from 0.</p>
--	--	--

TIMER2_SET_H(94H) TIMER2 count value configuration register, high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	TIMER2 count configuration register, high 8 bits. Configuring this register during the scan will recount.

TIMER2_SET_L(95H) TIMER2 count value configuration register, low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	TIMER2 count configuration register, low 8 bits. Configuring this register during the scan will recount.

DATAD(98H) PD port data register

Bit number	7	6	5	4	3	2	1	0
Symbol	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PD data register. The output level of the PD group can be configured as the GPIO port. The read value is the level state of the current IO port or the configured output value.

PWM1_CH0_CNT_L (99H) PWM1 channel 0 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_CH0_CNT_L							
R/W	R/W							

Reset value	0
-------------	---

Bit number	Bit symbol	Description
7~0	PWM1_CH0_CNT_L	PWM1 channel 0 count value configuration register low 8 bits. Configure the PWM output duty cycle

PWM1_CH0_CNT_H (9AH) PWM1 channel 0 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_CH0_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_CH0_CNT_H	PWM1 channel 0 count value configuration register high 8 bits. Configure the PWM output duty cycle

PWM1_CH1_CNT_L (9BH) PWM1 channel 1 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_CH1_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_CH1_CNT_L	PWM1 channel 1 count value configuration register low 8 bits. Configure the PWM output duty cycle

PWM1_CH1_CNT_H (9CH) PWM1 channel 1 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_CH1_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_CH1_CNT_H	PWM1 channel 1 count value configuration register high 8 bits. Configure the PWM output duty cycle

PWM2_CH0_CNT_L (9DH) PWM2 channel 0 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_CH0_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_CH0_CNT_L	PWM2 channel 0 count value configuration register low 8 bits. Configure the PWM output duty cycle

PWM2_CH0_CNT_H (9EH) PWM2 channel 0 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_CH0_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_CH0_CNT_H	PWM2 channel 0 count value configuration register high 8 bits. Configure the PWM output duty cycle

PWM2_CH1_CNT_L (9FH) PWM2 channel 1 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_CH1_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_CH1_CNT_L	PWM2 channel 1 count value configuration register low 8 bits. Configure the PWM output duty cycle

P2_XH (A0H) MOVX @Ri,A operation xdata address high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	FF							

Bit number	Bit symbol	Description
7~0	P2_XH	When using the MOVX @Ri, A instruction, when operating the pdata area, P2_XH need to be clear to 0.

PWM2_CH1_CNT_H (A1H) PWM2 channel 1 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_CH1_CNT_H							
R/W	R/W							

Reset value	0
-------------	---

Bit number	Bit symbol	Description
7~0	PWM2_CH1_CNT_H	PWM2 channel 1 count value configuration register high 8 bits. Configure the PWM output duty cycle

PWM_EN (A2H) PWM control register

Bit number	7	6	5	4
Symbol	PWM2_CH1_CMOD	PWM1_CH1_CMOD	PWM0_CH3_CMOD	PWM0_CH2_CMOD
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	PWM0_CH1_CMOD	PWM2_EN	PWM1_EN	PWM0_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	PWM2_CH1_CMOD	PWM2 channel 1 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
6	PWM1_CH1_CMOD	PWM1 channel 1 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
5	PWM0_CH3_CMOD	PWM0 channel 3 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
4	PWM0_CH2_CMOD	PWM0 channel 2 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
3	PWM0_CH1_CMOD	PWM0 channel 1 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
2~0	PWMn_EN (n=2,1,0)	PWMn module enable register 1: enable; 0: not enable

PWM0_CH_CTRL (A3H) PWM0 control register

Bit number	7	6	5	4
Symbol	PWM0_CH3_POLA_SEL	PWM0_CH2_POLA_SEL	PWM0_CH1_POLA_SEL	PWM0_CH0_POLA_SEL
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	PWM0_CH3_EN	PWM0_CH2_EN	PWM0_CH1_EN	PWM0_CH0_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	PWM0_CH3_POLA_SEL	Channel 3 polarity selection ch3_pola_sel 1: count value overflow makes the output low 0: count value overflow makes the output high
6	PWM0_CH2_POLA_SEL	Channel 2 polarity selection ch2_pola_sel 1: count value overflow makes the output low 0: count value overflow makes the output high
5	PWM0_CH1_POLA_SEL	Channel 1 polarity selection ch1_pola_sel 1: count value overflow makes the output low 0: count value overflow makes the output high
4	PWM0_CH0_POLA_SEL	Channel 0 polarity selection ch0_pola_sel 1: count value overflow makes the output low 0: count value overflow makes the output high
3	PWM0_CH3_EN	Channel 3 enable ch3_en 1: enable 0: not enable
2	PWM0_CH2_EN	Channel 2 enable ch2_en 1: enable 0: not enable
1	PWM0_CH1_EN	Channel 1 enable ch1_en 1: enable 0: not enable
0	PWM0_CH0_EN	Channel 0 enable ch0_en 1: enable 0: not enable

PWM0_CH0_CNT_L (A4H) PWM0 channel 0 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH0_CNT_L							
R/W	R/W							

Reset value	0
-------------	---

Bit number	Bit symbol	Description
7~0	PWM0_CH0_CNT_L	Channel 0 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_CH0_CNT_H (A5H) PWM0 channel 0 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH0_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH0_CNT_H	Channel 0 count configuration register high 8 bits. Configure PWM output duty cycle.

PWM0_CH1_CNT_L (A6H) PWM0 channel 1 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH1_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH1_CNT_L	Channel 1 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_CH1_CNT_H (A7H) PWM0 channel 1 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH1_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH1_CNT_H	Channel 1 count configuration register high 8 bits. Configure PWM output duty cycle.

IEN0(A8H) Interrupt enable register

Bit number	7	6	5	4	3	2	1	0
Symbol	EA	-	-	-	ET1	EX1	ET0	EX0
R/W	R/W	-	-	-	R/W	R/W	R/W	R/W
Reset value	0	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7	EA	Interrupt enable bit

		0: Mask all interrupts (EA has priority over the respective interrupt enable bits of the interrupt sources); 1: The interrupt is turned on. Whether the interrupt request of each interrupt source is allowed or forbidden is determined by the respective enable bit.
6~4	--	Reserved
3	ET1	Timer1 interrupt enable bit 0: Disable timer 1 to apply for interrupt; 1: Allow timer 1 flag bit to apply for interrupt.
2	EX1	INT_EXT1 enable bit 0: Disable INT_EXT1 to apply for interrupt; 1: Allow INT_EXT1 to apply for interrupt.
1	ET0	Timer 0 interrupt enable bit 0: Disable timer 0 (TF0) to apply for interrupt; 1: Allow TF0 flag bit to request interrupt.
0	EX0	INT_EXT0 enable bit 0: Disable INT_EXT0 to apply for interrupt; 1: Allow INT_EXT0 to apply for interrupt.

PWM0_CH2_CNT_L (A9H) PWM0 channel 2 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH2_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH2_CNT_L	Channel 2 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_CH2_CNT_H (AAH) PWM0 channel 2 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH2_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH2_CNT_H	Channel 2 count configuration register high 8 bits. Configure PWM output duty cycle.

PWM0_CH3_CNT_L (ABH) PWM0 channel 3 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH3_CNT_L							
R/W	R/W							

Reset value	0
-------------	---

Bit number	Bit symbol	Description
7~0	PWM0_CH3_CNT_L	Channel 3 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_CH3_CNT_H (ACH) PWM0 channel 3 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH3_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH3_CNT_H	Channel 3 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_MOD_L (ADH) PWM0 cycle configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_MOD_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_MOD_L	PWM0 count cycle configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_MOD_H (AEH) PWM0 cycle configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_MOD_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_MOD_H	PWM0 count cycle configuration register high 8 bits. Configure PWM output duty cycle.

SCAN_START(AFH) LED scan open register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	R/W
Reset value	-	-	-	-	-	-	-	0

Bit number	Bit symbol	Description
0	--	LED scan on register

		1: Scan on; 0: Scan off
--	--	----------------------------

DP_CON (B0H) LED scan control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	DUTY_SEL			SCAN_MODE	COM_MOD
R/W	-	-	-	R/W			R/W	R/W
Reset value	-	-	-	0	0	0	0	0

Bit number	Bit symbol	Description
4~2	DUTY_SEL	LED port drive mode matrix selection configuration register 0: no matrix; 1: 4x4 matrix; 2: 4x5 matrix; 3: 5x6 matrix; 4: 6x7 matrix; 5: 7x7 matrix; 6: 7x8 matrix; 7: 8x8 matrix
1	SCAN_MODE	LED scan mode. 1: cycle scan mode 0: interrupt scan mode
0	COM_MOD	Large sink current ports drive enable. 1: COM port function lock, work as a large current IO port. 0: COM port function is not locked and can be configured as other functions. When the COM port locks the large sink current IO port, by configuring GPIO registers output drive timing, it is vaild when all of the following LED scan configurations are invalid.

SCAN_WIDTH (B1H) LED scan on time 1 control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	In the LED dot matrix drive mode, the corresponding single lamp lighting time configuration register-the first segment of lamp cycle configuration period=(scan_width+1)*16us, support configuration range 0.016~4.096ms

LED2_WIDTH (B2H) LED scan on time 2 control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	In the LED dot matrix drive mode, the corresponding single lamp lighting time configuration register-the second stage of lamp cycle configuration period=(led2_width+1)*16us, support configuration range 0.016~4.096ms

LED2_DRIVE (B3H) LED drive capability configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-			
R/W	-	-	-	-	R/W			
Reset value	-	-	-	-	0			

Bit number	Bit symbol	Description
3~0	-	LED port drive capability configuration register 0~15—4mA~72mA, please refer to LED drive ammeter for details.

ADC_SPT (B4H) ADC sample time configure register

Bit number	7	6	5	4	3	2	1	0
Symbol	ADC_SPT							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	ADC_SPT	ADC sample time configure register sample time: sample_Timer = (ADC_SPT+1)*4Tadc_clk

ADC_SCAN_CFG (B5H) ADC scan control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	ADC_ADDR					ADC_START
R/W	-	-	R/W					R/W
Reset value	-	-	0					0

Bit number	Bit symbol	Description
5~1	ADC_ADDR	ADC channel address selection register 00000: corresponds to ADC0; 00001: corresponding to ADC1; ... 11100: corresponding to ADC28; 11101: corresponding to ADC29; 11110: ADC30_VREF; 11111: reserved
0	ADC_START	ADC scan enable register 0: ADC module does not scan; 1: ADC module starts scanning ADC_START is set from 0 to 1, ADC starts to scan, after scanning once, ADC_START hardware is automatically set to 0, corresponding to the ADC interrupt flag bit, the ADC interrupt flag bit needs to be cleared by software Note: ADC_START is not allowed to be configured during scanning

ADCCCKC (B6H) ADC clock control register

Bit number	7	6	5	4	3	2	1	0
Symbol	FILTER_R_SEL	SAMBG	SAMDEL		ADCCKV		ADCCCK	
R/W	R/W	R/W	R/W	R/W	R/W		R/W	
Reset value	0	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
7	FILTER_R_SEL	Input signal filter selection 0: No RC filter; 1: RC filter
6	SAMBG	Sampling timing and comparison timing interval selection 0: interval 0; 1: interval 1 (ADC_CLK)
5~4	SAMDEL	Sampling delay time selection 0:0; 1:2; 2:4; 3:8 (ADC_CLK)
3~2	ADCCKV	ADC comparator offset cancellation analog input clock. 0: 12MHz 1: 8MHz 2: 4MHz 3: 2MHz
1~0	ADCCCK	ADC_CLK frequency division selection.

		0: 8MHz	1: 6MHz	2: 4MHz	3: 3MHz
--	--	---------	---------	---------	---------

IPL0 (B8H) Interrupt priority register 0

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	PT1	PX2	PT0	PX0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	-	Reserved
3	PT1	TF1(Timer1 interrupt) priority selection bit. 0: TF1(Timer1 interrupt) is low priority. 1: TF1(Timer1 interrupt) is high priority.
2	PX2	INT_EXT1 interrupt priority selection bit. 0: INT_EXT1 is low priority. 1: INT_EXT1 is high priority.
1	PT0	TF0(Timer0 interrupt) priority selection bit. 0: TF0(Timer0 interrupt) is low priority. 1: TF0(Timer0 interrupt) is high priority.
0	PX0	INT_EXT0 interrupt priority selection bit. 0: INT_EXT0 is low priority. 1: INT_EXT0 is high priority.

ADC_RDATAH (B9H) ADC scan result register high 4 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	ADC_RAWDATA<11:8>			
R/W	-	-	-	-	R			
Reset value	-	-	-	-	0			

Bit number	Bit symbol	Description
3~0	ADC_RAWDATA<11:8>	ADC scan result register

ADC_RDATAL(BAH) ADC scan result register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	ADC_RAWDATA<7:0>							
R/W	R							
Reset value	0							

Bit number	Bit symbol	Description
7~0	ADC_RAWDATA<7:0>	ADC scan result register

PWM1_MOD_L (BBH) PWM1 counting period configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_MOD_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_MOD_L	PWM1 counting period configuration register low 8 bits Configure PWM output period

PWM1_MOD_H (BCH) PWM1 counting period configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_MOD_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_MOD_H	PWM1 counting period configuration register high 8 bits Configure PWM output period

UART0_BDL (BDH) UART0 Baudrate control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Baud rate control register. Baud rate modules divisor register lower 8 bits, bandrate={UART0_BDH[1:0], UART0_BDL}, bandrate=0, does not generate baud rate clock. bandrate=1~1023, UART0 bandrate = BUSCLK/(16xbandrate)

UART0_CON1 (BEH) UART0 control register 1

Bit number	7	6	5	4
Symbol	UART0_ENABLE	TRANS_ENABLE	RECEIVE_ENABLE	MULTI_MODE
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	STOP_MODE	DATA_MODE	PARITY_EN	PARITY_SEL
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	UART0_ENABLE	Module enable. 1: module enable; 0: module off.
6	TRANS_ENABLE	Transmitter enable 1: transmitter is on; 0: transmitter is off
5	RECEIVE_ENABLE	Receiver enable. 1: receiver open; 0: receiver off.
4	MULTI_MODE	Multiprocessor communication mode. 1: mode enable; 0: mode disable.
3	STOP_MODE	Stop bit width selection. 1: 2 bit; 0: 1 bit.
2	DATA_MODE	Data mode select. 1: 9bit mode; 0: 8bit mode.
1	PARITY_EN	Parity enable. 1: parity enable; 0: parity disable.
0	PARITY_SEL	Parity select. 1: odd parity; 0: even parity.

UART0_CON2 (BFH) UART0 control register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	PAD_CHANGE	TX_EMPTY_IE	RX_FULL_IE	UART0_BDH	
R/W	-	-	-	R/W	R/W	R/W	R/W	
Reset value	-	-	-	0	1	1	0	0

Bit number	Bit symbol	Description
4	PAD_CHANGE	Txd/rxd pin interchange 1: pin interchange; 0: the pins are not interchangeable
3	TX_EMPTY_IE	Send interrupt enable. 1: interrupt enable; 0: interrupt disable (used in polling mode)
2	RX_FULL_IE	Received interrupt enable 1: interrupt enable; 0: interrupt disable (used in polling mode)
1~0	UART0_BDH	Baud rate modulus divisor register high 2bit.

UART0_STATE (COH) UART0 status flag register

Bit number	7	6	5	4
Symbol	-	UART0_R8	UART0_T8	TIO
R/W	-	R	R/W	R/W
Reset value	-	0	0	0
Bit number	3	2	1	0
Symbol	RI0	UART0_RO	UART0_F	UART0_P
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
6	UART0_R8	Receiver's ninth data, read only.
5	UART0_T8	Transmitter's ninth data, read only when parity is enabled.
4	TIO	Send interrupt flag. 1: send buffer is empty; 0: send buffer is full, software write 0 clear 0, write 1 invalid.
3	RI0	Receive interrupt flag. 1: receive buffer is full; 0: receive buffer is empty, software write 0 clear 0, write 1 invalid.
2	UART0_RO	Receive overflow flag; 1: receive overflow (lost new data); 0: no overflow, software write 0 clear 0, write 1 invalid.
1	UART0_F	Framing error flag. 1: framing error flag; 0: no framing error flag, software write 0 clear 0, write 1 invalid.

0	UART0_P	Parity error flag. 1: receiver parity error; 0: parity is correct, software write 0 clear 0, write 1 invalid.
---	---------	---

UART0_BUF (C1H) UART0 data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	FF							

Bit number	Bit symbol	Description
7~0	--	Data register Read returns read-only receive data buffer contents, write into write-only send data buffer.

PWM2_MOD_L (C2H) PWM2 period configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_MOD_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_MOD_L	PWM2 period configuration register low 8 bits Configure PWM output period

PWM2_MOD_H (C3H) PWM2 counting period configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_MOD_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_MOD_H	PWM2 counting period configuration register high 8 bits Configure PWM output period

PWMX_CH_CTRL (C4H) PWMX control register

Bit number	7	6	5	4
Symbol	PWM2_CH1_POLA_SEL	PWM2_CH0_POLA_SEL	PWM2_CH1_EN	PWM2_CH0_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	PWM1_CH1_POLA_SEL	PWM1_CH0_POLA_SEL	PWM1_CH1_EN	PWM1_CH0_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	PWM2_CH1_POLA_SEL	PWM2 channel 1 polarity selection ch1_pola_sel 1: The count value overflows and the output is low; 0: The count value overflows and the output is high
6	PWM2_CH0_POLA_SEL	PWM2 channel 0 polarity selection ch0_pola_sel 1: The count value overflows and the output is low; 0: The count value overflows and the output is high
5	PWM2_CH1_EN	PWM2 channel 1 enable ch1_en 1: enable; 0: disable
4	PWM2_CH0_EN	PWM2 channel 0 enable ch0_en 1: enable; 0: disable
3	PWM1_CH1_POLA_SEL	PWM1 channel 1 polarity selection ch1_pola_sel 1: The count value overflows and the output is low; 0: The count value overflows and the output is high
2	PWM1_CH0_POLA_SEL	PWM1 channel 0 polarity selection ch0_pola_sel 1: The count value overflows and the output is low; 0: The count value overflows and the output is high
1	PWM1_CH1_EN	PWM1 channel 1 enable ch1_en 1: enable; 0: disable
0	PWM1_CH0_EN	PWM1 channel 0 enable ch1_en 1: enable; 0: disable

UART1_BDL(C5H) UART1 baud rate control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	-	Baud rate control register The lower 8 bits of the baud rate modulus divisor register, Baud_Mod={UART1_BDH[1:0], UART1_BDL}, When Baud_Mod=0, the baud rate clock is not generated, when Baud_Mod=1~1023, the baud rate = BUSCLK/(16xBaud_Mod)

UART1_CON1 (C6H) UART1 control register 1

Bit number	7	6	5	4
Symbol	UART1_ENABLE	TRANS_ENABLE	RECEIVE_ENABLE	MULTI_MODE
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	STOP_MODE	DATA_MODE	PARITY_EN	PARITY_SEL
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	UART1_ENABLE	Module enable 1: module enable; 0: module close
6	TRANS_ENABLE	Transmitter enable 1: transmitter is on; 0: transmitter is off
5	RECEIVE_ENABLE	Receiver enable 1: receiver is on; 0: receiver is off
4	MULTI_MODE	Multiprocessor communication mode 1: mode enable; 0: mode disable
3	STOP_MODE	Stop bit width selection 1: 2 bits; 0: 1 bit
2	DATA_MODE	Data mode selection 1: 9-bit mode; 0: 8-bit mode
1	PARITY_EN	Parity check enable 1: parity check is enabled; 0: parity check is disabled

0	WAKE_SEL	Parity selection 1: odd parity; 0: even parity
---	----------	---

UART1_CON2(C7H) UART1 control register 2

Bit number	7	6	5	4
Symbol	-	-	-	PAD_CHANGE
R/W	-	-	-	R/W
Reset value	-	-	-	0
Bit number	3	2	1	0
Symbol	TX_EMPTY_IE	RX_FULL_IE	UART1_BDH	
R/W	R/W	R/W	R/W	R/W
Reset value	1	1	0	0

Bit number	Bit symbol	Description
4	PAD_CHANGE	Txd/rxd pin interchange 1: pin interchange; 0: the pins are not interchangeable
3	TX_EMPTY_IE	Transmit interrupt enable 1: interrupt enable; 0: interrupt disabled (used in polling mode)
2	RX_FULL_IE	Receive interrupt enable 1: interrupt enable; 0: interrupt disabled (used in polling mode)
1~0	UART1_BDH	Baud rate modulus divisor register high 2 bits

UART1_STATE (C8H) UART1 status flag register

Bit number	7	6	5	4
Symbol	-	UART1_R8	UART1_T8	TI1
R/W	-	R	R/W	R/W
Reset value	-	0	0	0
Bit number	3	2	1	0
Symbol	RI1	UART1_RO	UART1_F	UART1_P
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
6	UART1_R8	The 9th data of the receiver, read only
5	UART1_T8	The 9th data of the transmitter, read only during parity check
4	TI1	Send buffer empty interrupt flag 1: The sending buffer is empty; 0: Send buffer is full, software write 0 to clear
3	RI1	Receive interrupt flag 1: The receive buffer is full; 0: Receive buffer is empty, software write 0 to clear
2	UART1_RO	Receive overflow flag 1: Receive overflow (new data is lost); 0: No overflow, software writes 0 to clear
1	UART1_F	Frame error flag 1: A frame error is detected; 0: No frame error is detected, software writes 0 to clear
0	UART1_P	Parity error flag 1: Receiver parity error; 0: Parity check is correct, software writes 0 to clear

UART1_BUF (C9H) UART1 data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	FF							

Bit number	Bit symbol	Description
7~0	-	Read returns the contents of the read-only receive data buffer, writes to the write-only send data buffer.

CSD_START(CAH) CSD scan open register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	R/W
Reset value	-	-	-	-	-	-	-	0

Bit number	Bit symbol	Description
0	-	1: CSD scanning is on; 0: CSD scan stops Write 1 in CSD_START to start scanning. After one scan, the hardware will automatically set to 0. If you want to start the next scan, you need to set it to 1 again by software; if CSD_START=0 during the scan, the scan will stop

		<p>immediately, and the module will have related internal signals Reset</p> <p>Note: Must be used in accordance with the process configuration: CSD_START=1, if interruption is detected, configure CSD_START=0. CSD_START is not allowed to be configured during scanning</p>
--	--	--

SNS_SCAN_CFG1 (CBH) Touch key scan configuration register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	-	SW_PRE_OFF	PRS_DIV					
R/W	-	R/W	R/W					
Reset value	-	0	0					

Bit number	Bit symbol	Description
6	SW_PRE_OFF	Front-end charge and discharge clock switch control. 1: close sw_clk; 0: open sw_clk
5~0	PRS_DIV	Front-end charge and discharge clock frequency selection register: 0~61: fixed frequency: $F = F_{48m} / 2 / (PRS_DIV + 4)$ (6M~369K); 62: highest frequency 3M, lowest frequency 1M, center frequency 1.5M, normal distribution; 63: highest frequency 3M, lowest frequency 1M, center frequency 1.5M, evenly distributed.

SNS_SCAN_CFG2 (CCH) Touch key scan configuration register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	PULL_I_SELA_H	PARALLEL_EN	CSD_ADDR				
R/W	-	R/W	R/W	R/W				
Reset value	-	1	0	0				

Bit number	Bit symbol	Description
6	PULL_I_SELA_H	CSD pull-up current source configuration highest bit.
5	PARALLEL_EN	SNS channel shunt enable register. 1: multi-channel parallel; 0: signal channel.
4~0	CSD_ADDR	The address of the detection channel 0~29 corresponds to the channel number 0~29

SNS_SCAN_CFG3(CDH) Touch key scan configuration register 3

Bit number	7	6	5	4	3	2	1	0
Symbol	-	RESO			CSD_DS		PRE_CHRG_SEL	INIT_DISCHRG_SEL
R/W	-	R/W			R/W		R/W	R/W
Reset value	-	1	1	1	0	0	0	0

Bit number	Bit symbol	Description
6~4	RESO	Counter bit select register. 000: 9 bits; 001: 10 bits; 010: 11 bits; 011: 12bits; 100: 13 bits; 101: 14 bits; 110: 15 bits; 111: 16 bits.
3~2	CSD_DS	Count clock frequency selection register. 00: 24M; 01: 12M; 10: 6M; 11: 4M; default 0.
1	PRE_CHRG_SEL	Pre-charge time selection 0: 20μs; 1: 40μs.
0	INIT_DISCHRG_SEL	Pre-discharge time selection 0: 2μs; 1: 10μs.

CSD_RAWDATAL (CEH) CSD counter, low 8-bit

Bit number	7	6	5	4	3	2	1	0
Symbol	RAWDATA<7:0>							
R/W	R							
Reset value	0							

CSD_RAWDATAH (CFH) CSD counter, high 8-bit

Bit number	7	6	5	4	3	2	1	0
Symbol	RAWDATA<15:8>							
R/W	R							
Reset value	0							

PSW(D0H) Program status register

Bit number	7	6	5	4	3	2	1	0
Symbol	CY	AC	F0	RS[1:0]		OV	F1	P
R/W	R/W	R/W	R/W	R/W		R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
7	CY	Carry flag. Set when the addition generates a carry or subtracts a borrow, otherwise clears. Set when the first operand of CJNE is less than the second operand, cleared by MUL or DIV instruction. Also affected by mouse commands (RLC, RRC) and bitwise instructions.

6	AC	Auxiliary carry flag Set when the addition is borrowed from the third to fourth bits of the accumulator, or when the subtraction is borrowed from the third to fourth bits, otherwise cleared.
5	F0	0 flag bit. Universal label for users.
4~3	RS[1:0]	Working register group: Select a valid working register group: RS[1:0] Bank IRAM Area 00 0 0x00-0x07; 01 1 0x08-0x0F; 10 2 0x10-0x17; 11 3 0x18-0x1F
2	OV	Overflow flag bit When the addition produces a different carry of accumulator bits 6 and 7, or subtraction produces a borrow of accumulator bits 6 and 7, otherwise cleared. The OV flag indicates that the signed 8-bit result is out of bounds (greater than 127 or less than -128). The overflow flag is also set when the multiplication result is greater than 255 or an attempt is made to divide by 0.
1	F1	1 flag bit. Universal label for users.
0	P	Parity flag. Always contains the sum of Form 2 of all the bits in the accumulator.

PULL_I_SELA_L (D1H) CSD pull-up current source selection register

Bit number	7	6	5	4	3	2	1	0
Symbol	PULL_I_SEL<7:0>							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PULL_I_SEL<7:0>	CSD pull up current source size selection switch. The default is 0.

SNS_ANA_CFG (D2H) CSD scan parameter configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	RB_SEL			VTH_SEL		
R/W	-	-	R/W			R/W		
Reset value	-	-	1	0	1	1	0	1

Bit number	Bit symbol	Description
------------	------------	-------------

5~4	RB_SEL	Rb resistance size selection. 100: 60K; 101: 80K; Other: reserved Need to read Rb80K calibration value from chip flash when using: CBYTE [0x83CD] K/80K, proportional calculation normalization sensitivity.
2~1	VTH_SEL	VTH voltage selection signal 000 select 1.5V, 001 select 2.1V; 010 select 2.5V; 011 select 2.9V; 100 select 3.2V; 101 select 3.5V; 110 select 3.9V; 111 select 4.2V.

SNS_IO_SEL1(D3H) SNS channel select register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_SENSOR[7:0]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_SENSOR[7:0]	SEL_SENSOR[7:0] corresponding bit selects SENSOR enable 1: Select SENSOR; 0: Do not select SENSOR

SNS_IO_SEL2 (D4H) SNS channel select register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_SENSOR[15:8]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_SENSOR[15:8]	SEL_SENSOR[15:8] corresponding bit selects SENSOR enable 1: Select SENSOR; 0: Do not select SENSOR

SNS_IO_SEL3 (D5H) SNS channel select register 3

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_SENSOR[23:16]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_SENSOR[23:16]	SEL_SENSOR[23:16] corresponding bit selects

		SENSOR enable 1: Select SENSOR; 0: Do not select SENSOR
--	--	---

SNS_IO_SEL4 (D6H) SNS channel select register 4

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	SEL_SENSOR[29:24]					
R/W	-	-	R/W					
Reset value	-	-	0					

Bit number	Bit symbol	Description
5~0	SEL_SENSOR[29:24]	SEL_SENSOR[29:24] corresponding bit selects SENSOR enable 1: Select SENSOR; 0: Do not select SENSOR

RST_STAT (D7H) Reset flag register

Bit number	7	6	5	4	3	2	1	0
Symbol	BOOT_F	DEBUG_F	SOFT_F	PROG_F	ADDROF_F	BO_F	PO_F	WDTRST_F
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	rst_state							

Bit number	Bit symbol	Description
7	BOOT_F	0: No effect; 1: IAP operation BOOT upgrade reset occurred
6	DEBUG_F	0: No effect; 1: Trim configuration reset occurred
5	SOFT_F	0: No effect; 1: Software reset occurred
4	PROG_F	0: No effect; 1: A programming reset occurred
3	ADDROF_F	0: No effect; 1: PC pointer overflow reset occurred
2	BO_F	0: No effect; 1: Power-down reset occurred
1	PO_F	0: No effect; 1: Power-on reset occurred
0	WDTRST_F	0: No effect; 1: Watchdog timer overflow reset occurred

PD_PB(D8H) PB port pull-down resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol	PD_PB7	PD_PB6	PD_PB5	PD_PB4	PD_PB3	PD_PB2	PD_PB1	PD_PB0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
7~0	PD_PBn (n=7~0)	PB port pull-down resistor control register 1: The pull-down resistor is enabled; 0: The pull-down resistor is not enabled

ADC_IO_SEL1 (D9H) ADC function selection register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_ADC[7:0]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_ADC[7:0]	SEL_ADC[7:0] corresponding bit selects ADC function; 0: Do not select ADC function Note: SEL_ADC[7:0] corresponds to ADC channel 7~0

ADC_IO_SEL2(DAH) ADC function selection register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_ADC[15:8]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_ADC[15:8]	SEL_ADC[15:8] corresponding bit selects ADC function 1: Select ADC function; 0: Do not select ADC function Note: SEL_ADC[15:8] corresponds to ADC channels 15~8

ADC_IO_SEL3(DBH) ADC function selection register 3

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_ADC[23:16]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_ADC[23:16]	SEL_ADC[23:16] corresponding bit selects ADC function 1: Select ADC function; 0: Do not select ADC function Note: SEL_ADC[23:16] corresponds to ADC channels 23~16

ADC_IO_SEL4(DCH) ADC function selection register 4

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	SEL_ADC[29:24]					
R/W	-	-	R/W					
Reset value	-	-	0					

Bit number	Bit symbol	Description
1~0	SEL_ADC[29:24]	SEL_ADC[29:24] corresponding bit selects ADC function 1: Select ADC function; 0: Do not select ADC function Note: SEL_ADC[29:24] corresponds to ADC channels 29~24

PU_PA (DDH) PA port pull-up resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-					
R/W	-	-	R/W					
Reset value	-	-	0					

Bit number	Bit symbol	Description
5~0	--	Port PA pull-up resistor enable register 1: The pull-up resistor is enabled; 0: The pull-up resistor is not enabled

PU_PB(DEH) PB port pull-up resistor control register

Bit number		6	5	4	3	2	1	0
Symbol		-						
R/W		R/W						
Reset value		0						

Bit number	Bit symbol	Description
7~0	--	PB port pull-up resistor enable register 1: The pull-up resistor is enabled; 0: The pull-up resistor is not enabled

PU_PC(DFH) PC port pull-up resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol		-						
R/W		R/W						
Reset value		0						

Bit number	Bit symbol	Description
7~0	--	PC port pull-up resistor enable register

		1: The pull-up resistor is enabled; 0: The pull-up resistor is not enabled
--	--	---

ACC(E0H) Accumulator

Bit number	7	6	5	4	3	2	1	0
Symbol	ACC							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	ACC	Accumulator The target register is suitable for all arithmetic and logic operations.

IRCON2 (E1H) Interrupt flag register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IE11	IE10	IE9	IE8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	--	Reserved
3	IE11	External interrupt 3 interrupt flag 1: There is a INT3 interrupt flag; 0: No INT3 interrupt flag
2	IE10	UART1 interrupt flag 1: There is a UART1 interrupt flag; 0: No UART1 interrupt flag
1	IE9	UART0 interrupt flag 1: There is a UART0 interrupt flag; 0: No UART0 interrupt flag
0	IE8	LVDT interrupt flag 1: There is a LVDT interrupt flag; 0: No LVDT interrupt flag

PU_PD (E2H) PD port pull-up resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	PD port pull-up resistor enable register

		1: The pull-up resistor is enabled; 0: The pull-up resistor is not enabled
--	--	---

IICADD (E3H) IIC address register

Bit number	7	6	5	4	3	2	1	0
Symbol	IICADD[7:1]							-
R/W	R/W							-
Reset value	0							-

IICBUF (E4H) IIC transmit and receive data register

Bit number	7	6	5	4	3	2	1	0
Symbol	IICBUF							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	IICBUF	IIC transmit receive data buffer

IICCON (E5H) IIC configuration register

Bit number	7	6	5	4
Symbol	-	-	IIC_RST	RD_SCL_EN
R/W	-	-	R/W	R/W
Reset value	-	-	0	1
Bit number	3	2	1	0
Symbol	WR_SCL_EN	SCLEN	SR	IIC_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7~6	--	Reserved
5	IIC_RST	IIC module reset signal 1: IIC module reset operation 0: IIC module works properly
4	RD_SCL_EN	Host read pull low clock line control bit. 1: enable the host to read and pull the low clock line function; 0: disable the host to read and pull the low clock line function.
3	WR_SCL_EN	Host write pull low clock line control bit. 1: enable the host to write and pull the low clock line function; 0: disable the host to write and pull the low clock line function.
2	SCLEN	IIC clock enable bit 1: clock work properly 0: pull down the clock line.
1	SR	IIC conversion rate control bit

		1: conversion rate control is turned off to adapt to the standard speed mode (100K); 0: conversion rate control is enabled to adapt to fast speed mode (400K)
0	IIC_EN	IIC work enable bit 1: IIC normal work; 0: IIC not work

IEN1 (E6H) Interrupt enable register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	EX7	EX6	EX5	EX4	EX3	EX2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	EX7	WDT/Timer2 interrupt enable 1: interrupt enable; 0: interrupt disable
6	EX6	LED interrupt enable 1: interrupt enable; 0: interrupt disable
5	EX5	CSD interrupt enable 1: interrupt enable; 0: interrupt disable
4	EX4	ADC interrupt enable 1: interrupt enable; 0: interrupt disable
3	EX3	IIC interrupt enable 1: interrupt enable; 0: interrupt disable
2	EX2	External interrupt 2 interrupt enable 1: interrupt enable; 0: interrupt disable
1~0	-	Reserved

IEN2(E7H) Interrupt enable register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	EX11	EX10	EX9	EX8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	-	Reserved
3	EX11	External interrupt 3 interrupt enable 1: interrupt enable; 0: interrupt disable
2	EX10	UART1 interrupt enable 1: interrupt enable; 0: interrupt disable

1	EX9	UART0 interrupt enable 1: interrupt enable; 0: interrupt disable
0	EX8	LVDT interrupt enable 1: interrupt enable; 0: interrupt disable

IICSTAT (E8H) IIC status register

Bit number	7	6	5	4
Symbol	IIC_START	IIC_STOP	IIC_RW	IIC_AD
R/W	R	R	R	R
Reset value	0	1	0	0
Bit number	3	2	1	0
Symbol	IIC_BF	IIC_ACK	IIC_WCOL	IIC_RECOV
R/W	R	R	R/W	R/W
Reset value	0	1	0	0

Bit number	Bit symbol	Description
7	IIC_START	Start signal flag 1: boot bit detected; 0: no boot bit detected
6	IIC_STOP	Stop signal flag 1: stop status detected; 0: no stop status detected
5	IIC_RW	Read and write flag. Record the read/write information obtained from the address byte after the last address match. 1: read; 0: write.
4	IIC_AD	Address data flag bit. 1: indicates that the most recently received or sent byte is data; 0: indicates that the most recently received or sent byte is address.
3	IIC_BF	IICBUF full flag. Received in IIC bus mode: 1: received successfully, buffer is full; 0: received successfully, buffer is empty. Send in IIC bus mode: 1: data transmission is in progress (does not include the acknowledge bit and the stop bit), buffer is full; 0: data transmission has been completed (does not include the acknowledge bit and the stop bit), buffer is empty.

2	IIC_ACK	Answer flag 1: invalid response signal; 0: effective response signal.
1	IIC_WCOL	Write conflict flag. 1: when the IIC is transmitting the current data, the new data is attempted to be written to the transmit buffer; new data cannot be written to the buffer. 0: no write conflict
0	IIC_RECOV	Receive overflow flag bit 1: When the previous data received by the IIC has not been taken, new data is received, the new data cannot be received by the buffer. 0: no receive overflow.

IICBUFFER (E9H) IIC transmit and receive data buffer register

Bit number	7	6	5	4	3	2	1	0
Symbol	IICBUFFER							
R/W	R/W							
Reset value	0							

TRISA (EAH) PA port direction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	-	-	1	1	1	1	1	1

Bit number	Bit symbol	Description
5~0	--	PA direction register, 0: output; 1: input

TRISB(EBH) PB port direction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PB direction register, 0: output; 1: input

TRISC(ECH) PC port direction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset value	1	1	1	1	1	1	1	1
-------------	---	---	---	---	---	---	---	---

Bit number	Bit symbol	Description
7~0	--	PC direction register, 0: output; 1: input

TRISD(EDH) PD port direction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PD direction register, 0: output; 1: input

UART_IO_SEL(EEH) UART select enable register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	UART1_IO_SEL		UART0_IO_SEL		
R/W	-	-	-	R/W	R/W	R/W	R/W	R/W
Reset value	-	-	-	0	0	0	0	0

Bit number	Bit symbol	Description
4~3	UART1_IO_SEL	UART1 port selection enable 00: PB1/2 (RXD1_A/TXD1_A) port select UART1 function 01: PB6/7 (RXD1_B/TXD1_B) port selects UART1 function 10: PA3/4 (RXD1_D/TXD1_D) port select UART1 function 11: PD4/5 (RXD0_C/TXD0_C) port selects UART1 function
2~0	UART0_IO_SEL	UART0 port selection enable 000: PA0/1 (RXD0_A/TXD0_A) port selects UART0 function 001: PB3/4 (RXD0_B/TXD0_B) port selects UART0 function 010: reserved 011: PC0/1 (RXD0_D/TXD0_D) port selects UART0 function 100: PD6/PA1 (RXD0_E/TXD0_E) port select UART0 function 101: PD7/PA0 (RXD0_F/TXD0_F) port select UART0 function

B (F0H) B register

Bit number	7	6	5	4	3	2	1	0
Symbol	B							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	B	B register: the source and destination registers of multiplication and division operations.

IRCON1 (F1H) Interrupt flag register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IE7	IE6	IE5	IE4	IE3	IE2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	IE7	WDT/Timer2 interrupt flag 1: There is a WDT/Timer2 interrupt flag; 0: No WDT/Timer2 interrupt flag
6	IE6	LED interrupt flag 1: There is a LED interrupt flag; 0: No LED interrupt flag
5	IE5	CSD interrupt flag 1: There is a CSD interrupt flag; 0: No CSD interrupt flag
4	IE4	ADC interrupt flag 1: There is a ADC interrupt flag; 0: No ADC interrupt flag
3	IE3	IIC interrupt flag 1: There is a IIC interrupt flag; 0: No IIC interrupt flag
2	IE2	External interrupt 2 interrupt flag 1: There is a INT2 interrupt flag; 0: No INT2 interrupt flag
1~0	-	Reserved

PERIPH_IO_SEL (F2H) IIC /INT function control register

Bit number	7	6	5	4	3
Symbol	-	IIC_AFIL_SEL	IIC_DFIL_SEL	IIC_IO_SEL	
R/W	-	R/W	R/W	R/W	R/W
Reset value	-	1	0	0	0
Bit number	2	1	0	/	
Symbol	INT2_IO_SEL	INT1_IO_SEL	INT0_IO_SEL	/	
R/W	R/W	R/W	R/W		
Reset value	0	0	0		

Bit number	Bit symbol	Description
------------	------------	-------------

6	IIC_AFIL_SEL	IIC port analog filter selection enable 1: select analog filter function; 0: do not select analog filter function.
5	IIC_DFIL_SEL	IIC port digital filter selection enable. 1: select digital filter function; 0: do not select digital filter function.
4~3	IIC_IO_SEL	IIC select enable 0: PA0/PA1 select IIC function; 1: PB5/PC0 select IIC function; 2: PA1/PD6 select IIC function (When PB5/PC0 is used as IIC port, there is no SR control function, automatic logic control becomes open-drain output, when PB5/PC0 is used as GPIO, there is no open-drain output function)
2	INT2_IO_SEL	INT2 select enable, correspond PD7 1: select INT2 function 0: not select INT2 function
1	INT1_IO_SEL	INT1 select enable, correspond PD6 1: select INT1 function 0: not select INT1 function
0	INT0_IO_SEL	INT0 select enable, correspond PD0 1: select INT0 function 0: not select INT0 function

IPL2 (F4H) Interrupt priority register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IPL2.3	IPL2.2	IPL2.1	IPL2.0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	--	Reserved
3	IPL2.3	External interrupt 3 interrupt priority 0: low priority; 1: high priority
2	IPL2.2	UART1 interrupt priority. 0: low priority; 1: high priority
1	IPL2.1	UART0 interrupt priority. 0: low priority; 1: high priority
0	IPL2.0	LVDT interrupt priority. 0: low priority; 1: high priority

IPL1 (F6H) Interrupt priority register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IPL1.7	IPL1.6	IPL1.5	IPL1.4	IPL1.3	IPL1.2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	IPL1.7	WDT/Timer 2 interrupt priority. 0: low priority; 1: high priority
6	IPL1.6	LED interrupt priority. 0: low priority; 1: high priority
5	IPL1.5	CSD interrupt priority. 0: low priority; 1: high priority
4	IPL1.4	ADC interrupt priority. 0: low priority; 1: high priority
3	IPL1.3	IIC interrupt priority. 0: low priority; 1: high priority
2	IPL1.2	External interrupt 2 priority. 0: low priority; 1: high priority
1~0	--	Reserved

EXT_INT_CON (F7H) External interrupt polarity control register

Bit number	7	6	5	4
Symbol	-	INT3_POLARITY	INT2_POLARITY	
R/W	-	R/W	R/W	R/W
Reset value	-	0	0	1
Bit number	3	2	1	0
Symbol	INT1_POLARITY		INT0_POLARITY	
R/W	R/W	R/W	R/W	R/W
Reset value	0	1	0	1

Bit number	Bit symbol	Description
6	INT3_POLARITY	External interrupt 3_x trigger polarity selection: 1: Rising edge (high level wake-up in low power mode) 0: Falling edge (low-level wake-up in low-power mode)
5~4	INT2_POLARITY	External interrupt 2 trigger polarity selection: 01: Falling edge (low-level wake-up in low-power mode) 10: rising edge (high level wake-up in low power mode) 00/11: Double edge (low-level wake-up in low-power mode)
3~2	INT1_POLARITY	External interrupt 1 trigger polarity selection: 01: Falling edge (low-level wake-up in low-power mode) 10: rising edge (high level wake-up in low power mode)

		00/11: Double edge (low-level wake-up in low-power mode)
1~0	INT0_POLARITY	External interrupt 0 trigger polarity selection: 01: Falling edge (low-level wake-up in low-power mode) 10: rising edge (high level wake-up in low power mode) 00/11: Double edge (low-level wake-up in low-power mode)

DATAA (F8H) PA data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	PA5	PA4	PA3	PA2	PA1	PA0
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	-	-	1	1	1	1	1	1

Bit number	Bit symbol	Description
5~0	--	PA data register. The output level of the PA group can be configured as the GPIO port. The read value is the level state of the current IO port (input) or the configured output (output) value.

SPROG_ADDR_H (F9H) Address control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-		
R/W	-	-	-	-	-	R/W		
Reset value	-	-	-	-	-	0	0	0

Bit number	Bit symbol	Description
2~0	--	In non-Flash_Boot upgrade mode: Bit2 and Bit0 of this register are valid Bit2: 0: select NVR3, 1: select NVR4 Bit0: Indicates the high bit of the address, { SPROG_ADDR_H[0], SPROG_ADDR_L [7:0] } indicates the address of the DATA area In Flash_Boot upgrade mode: all bits of this register are valid Bit7: Select memory block 0: Select the CODE area, { SPROG_ADDR_H[6:0], SPROG_ADDR_L[7:0] } are multiplexed to address all CODE spaces from 0x0000 to 0x7FFF; 1: Select DATA area, { SPROG_ADDR_H[0], SPROG_ADDR_L[7:0] } indicates the address of DATA area (Bit2 of this register is used to select NVR3 or NVR4: 0: Select NVR3, 1: Select NVR4)

SPROG_ADDR_L(FAH) Address control register lower 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	lower 8 bits of address

SPROG_DATA(FBH) Data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	data to be written

SPROG_CMD(FCH) Command register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Write 0x96: page erase; Write 0x69: byte programming When writing data 0x12, 0x34, 0x56, 0x78, 0x9a continuously, enter the BOOT upgrade mode of Flash; When writing data 0xfe, 0xdc, 0xba, 0x98, 0x76 continuously, exit the BOOT upgrade mode of Flash;

SPROG_TIM (FDH) Erase and write time control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	1	0	1	1	0	1	0

Bit number	Bit symbol	Description
7~5	--	The byte write time is fixed at 23.5us
4~0	--	Erase time configuration register When SPROG_TIM[4:0]=0~9: Erase time = 0.5* SPROG_TIM[4:0] + 0.57 (ms)

		When SPROG_TIM[4:0]= 10~31: Erase time=4.57 (ms)
--	--	---

PD_ANA (FEH) Module switch control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	PD_XTAL_32K	PD_CSD	PD_ADC
R/W	-	-	-	-	-	R/W	R/W	R/W
Reset value	-	-	-	-	-	1	1	1

Bit number	Bit symbol	Description
7~3	-	Reserved
2	PD_XTAL_32K	RTC crystal oscillator circuit (32768Hz) control register. 1: close; 0: open; default close.
1	PD_CSD	Analog CSD work control register: 0: CSD module works normally; 1: CSD module does not work
0	PD_ADC	Analog ADC shutdown control register 0: ADC module works normally; 1: ADC module does not work

Note:

1. Reset value: reset value in different modes;

RST_STAT register power-on reset: rst_state is 0x02;

Reset in other modes: the reset flag bit corresponding to rst_state is 1, and other reset flags remain in their original state;

2. The reserved register and the reserved bits of the register are forbidden to write operation, otherwise the chip may be abnormal.

4.2. Secondary Bus Registers Detailed Description

CFG0_REG (00H) Configuration word register 0

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	FF							

CFG1_REG (01H) Configuration word register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	-							

R/W	R
Reset value	64

CFG2_REG (02H) Configuration word register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	1F							

CFG3_REG (03H) Configuration word register 3

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	-	1	1	1	1	1	1	1

Bit number	Bit Symbol	Description
0~6	ADJ_OSC	Configuration word register The written value is SFR, the read value is the effective value, and the configuration word or SFR is selected according to OSC_SFR_SEL

CFG4_REG (04H) Configuration word register 4

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	2D							

CFG5_REG (05H) Configuration word register 5

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	C9							

CFG6_REG (06H) Configuration word register 6

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	3F							

CFG7_REG (07H) Configuration word register 7

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	1F							

CFG8_REG (08H) Configuration word register 8

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	7F							

CFG9_REG (09H) Configuration word register 9

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	0F							

CFG10_REG (0AH) Configuration word register 10

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	3F							

CFG11_REG (0BH) Configuration word register 11

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							

Reset value	FF							
-------------	----	--	--	--	--	--	--	--

CFG12_REG (0CH) Configuration word register 12

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	3F							

CFG13_REG (0DH) Configuration word register 13

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	FF							

CFG14_REG (0EH) Configuration word register 14

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	FF							

CFG15_REG (0FH) Configuration word register 15

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	FF							

CFG16_REG (10H) Configuration word register 16

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	3F							

CFG17_REG (11H) Configuration word register 17

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	FF							

CFG18_REG (12H) Configuration word register 18

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	FF							

CFG19_REG (13H) Configuration word register 19

Bit number	7	6	5	4	3	2	1	0
Symbol	-							

R/W	R
Reset value	FF

CFG20_REG (14H) Configuration word register 20

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	01							

CFG30_REG (15H) Configuration word register 30

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R							
Reset value	FF							

OSC_SFR_SEL(1BH) ADJ_OSC selection register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	RW	RW
Reset value	-	-	-	-	-	-	0	0

Bit number	Bit symbol	Description
1~0	--	Register ADJ_OSC effective value selection 10: select SFR write value; Other: select configuration word Note: It is recommended to control the fine adjustment within $\pm 10\%$

FLASH_BOOT_EN (21H) BOOT mode status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	FLASH_BOOT_EN
R/W	-	-	-	-	-	-	-	R
Reset value	-	-	-	-	-	-	-	0

Bit number	Bit symbol	Description
0	FLASH_BOOT_EN	1: Enter Flash BOOT upgrade mode, 0: Exit Flash BOOT upgrade mode. Note: In this mode, SPROG_ADDR_H, SPROG_ADDR_L, SPROG_DATA, SPROG_CMD, SPROG_TIM are reused as the BOOT upgrade function. {SPROG_ADDR_H, SPROG_ADDR_L} are multiplexed into all Flash space addresses from 0x0000 to 0x7FFF.

BOOT_CMD (22H) Program space jump instruction register

Bit number	7	6	5	4	3	2	1	0
------------	---	---	---	---	---	---	---	---

Symbol	-
R/W	RW
Reset value	0

Bit number	Bit symbol	Description
7~0	--	Configure the program space jump instruction, write 5 groups of data (0xFF, 0x00, 0x88, 0x55, 0xAA) continuously, and jump into the main program space; Continuously write 5 groups of data (0x37, 0xC8, 0x42, 0x9A, 0x65), jump into the Boot program space; the value read out is the most recently written byte.

ROM_OFFSET_L (23H) Address offset of CODE area (low 8 bits)

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	RO							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Address offset of CODE area (low 8 bits)

ROM_OFFSET_H (24H) Address offset of CODE area (high 8 bits)

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	RO							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Address offset of CODE area (high 8 bits)

REG_ADDR (96H) Secondary bus address configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	-		REG_ADDR					
R/W	-		RW	RW	RW	RW	RW	RW
Reset value	-		0	0	0	0	0	0

Bit number	Bit symbol	Description
5~0	REG_ADDR	Secondary bus address configuration register When operating the secondary bus register, it is recommended to read and write the secondary bus register, first EA = 0, then EA = 1 after the operation is completed, to prevent other interrupts or operations from modifying the address or data of the secondary bus register

REG_DATA (97H) Secondary bus data read and write registers

Bit number	7	6	5	4	3	2	1	0
Symbol	REG_DATA							
R/W	RW							
Reset value	0							

Bit number	Bit symbol	Description
7~0	REG_DATA	Secondary bus data read and write registers It is recommended to read and write secondary bus registers, first EA = 0, and then EA = 1 after the operation is completed, to prevent other interrupts or operations from modifying the secondary bus register address or data

ADC_CFG1(25H) ADC configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	ADCWNUM					ADC_I_SEL	
R/W	-	RW	RW	RW	RW	RW	RW	RW
Reset value	-	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
6~2	ADCWNUM	Selection of distance conversion interval after sampling: 3+ADCWNUM(ADC_CLK)
1	ADC_I_SEL[1]	ADC selects comparator bias current 1: 4uA; 0: 5uA
0	ADC_I_SEL[0]	ADC selects BUFFER bias current 1: 4uA; 0: 5uA

ADC_CFG2 (26H) ADC comparator offset cancellation selection register

Bit number	7	6	5	4
Symbol	-	-	ADC_VREF_SEL	ADC_VREF_VOL_SEL
R/W	-	-	RW	RW
Reset value	-	-	0	0
Bit number	3	2	1	0
Symbol	VREF_IN_ADC_SEL		CTRL_SEL	
R/W	RW	RW	RW	RW
Reset value	0	0	1	0

Bit number	Bit symbol	Description
5	ADC_VREF_SEL	ADC reference voltage selection: 0: select VCC as the output signal; 1:select the voltage output by the ADC_VREF module as the reference voltage
4	ADC_VREF_VOL_SEL	ADC_VREF output mode selection: 0: reserved; 1: 4V as ADC reference voltage When the ADC_VREF output mode selects 4V as the ADC reference voltage, it is recommended to use 3MHz for the ADC frequency division clock
3~2	VREF_IN_ADC_SEL	Voltage selection input to the internal ADC channel of the chip 00: 1.362V; 01: 2.253V; 10: 3.111V; 11: 4.082V;
1~0	CTRL_SEL	ADC offset cancellation timing selection, the default value is 10 00/01: firstly eliminate the offset and then sample; 10/11: Offset elimination and sampling are performed simultaneously. 10: The switch of the first-level comparator is finally disconnected; 11: All switches are disconnected at the same time

PERIPH_IO_SEL 4(27H) INT3 select enable register 4

Bit number	7~3	2	1	0
Symbol	-	INT3_26_IO_SEL	INT3_25_IO_SEL	INT3_24_IO_SEL
R/W	-	RW	RW	RW
Reset value	-	0	0	0

Bit number	Bit symbol	Description
------------	------------	-------------

2~0	INT3_n_IO_SEL (n=26~24)	INT3_n port selection enable 1: select INT function; 0: do not select INT function
-----	----------------------------	--

PERIPH_IO_SEL3(28H) INT3 select enable register 3

Bit number	7	6	5	4
Symbol	INT3_23_IO_SEL	INT3_22_IO_SEL	INT3_21_IO_SEL	INT3_20_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	INT3_19_IO_SEL	INT3_18_IO_SEL	INT3_17_IO_SEL	INT3_16_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7~0	INT3_n_IO_SEL (n=23~16)	INT3_n port selection enable 1: Select INT function; 0: Do not select INT function

PERIPH_IO_SEL2(29H) INT3 select enable register 2

Bit number	7	6	5	4
Symbol	INT3_15_IO_SEL	INT3_14_IO_SEL	INT3_13_IO_SEL	INT3_12_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	INT3_11_IO_SEL	INT3_10_IO_SEL	INT3_9_IO_SEL	INT3_8_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7~0	INT3_n_IO_SEL (n=15~8)	INT3_n port selection enable 1: Select INT function; 0: Do not select INT function

PERIPH_IO_SEL1(2AH) INT3 select enable register 1

Bit number	7	6	5	4
Symbol	INT3_7_IO_SEL	INT3_6_IO_SEL	INT3_5_IO_SEL	INT3_4_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	INT3_3_IO_SEL	INT3_IO_2_SEL	INT3_1_IO_SEL	INT3_0_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7~0	INT3_n_IO_SEL (n=7~0)	INT3_n port selection enable 1: Select INT function; 0: Do not select INT function

COM_IO_SEL (2BH) COM port selection configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
7~0	--	COM port selection configuration register, corresponding to PB port 1: select COM port mode; 0: select IO port mode

ODRAIN_EN (2CH) PA0/PA1/PD6 port open drain output enable register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	R/W	R/W	R/W
Reset value	-	-	-	-	-	0	0	0

Bit number	Bit symbol	Description
2~0	--	PA0/PA1/PD6 open-drain output enable register Bit[0]: PA0, Bit[1]: PA1, Bit[2]: PD6 1: open drain output; 0: CMOS output

PWM0_IO_SEL(2DH) PWM0 port selection register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
3	PWM0_CH3_SEL	PWM0 channel 3 select IO port configuration 0: PB3 port selects PWM0_CH3 function 1: PC5 port selects PWM0_CH3 function
2	PWM0_CH2_SEL	PWM0 channel 3 select IO port configuration 0: PB2 port selects PWM0_CH2 function 1: PC3 port selects PWM0_CH2 function
1	PWM0_CH1_SEL	PWM0 channel 3 select IO port configuration 0: PB1 port selects PWM0_CH1 function 1: PC0 port selects PWM0_CH1 function
0	PWM0_CH0_SEL	PWM0 channel 3 select IO port configuration 0: PB0 port selects PWM0_CH0 function 1: PB5 port selects PWM0_CH0 function

BOR_SEL(2EH) BOR control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	PD_BOR	SEL_BOR_DELAY	SEL_BOR_VTH		
R/W	-	-	-	RW	RW	RW		
Reset value	-	-	-	state				

Bit number	Bit symbol	Description
4	PD_BOR	BOR control register 1: close; 0: open, close by default
3	SEL_BOR_DELAY	Select signal, select the power-down delay of BOR 0: delay time 1; 1: delay time 2
2~0	SEL_BOR_VTH	BOR threshold selection 000: reserved; 001: 2.8V; 010: 3.3V; 011: 3.7V; 1xx: 4.2V

BOR_SEL register is connected to power-on reset: state is 0x18, other resets will not change the configuration value.

LVDT_SEL(2FH) LVDT control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	PD_LVDT	SEL_LVDT_DELAY	SEL_LVDT_VTH			
R/W	-	-	RW	RW	RW	RW	RW	RW
Reset value	-	-	1	1	1	0	0	0


Bit number	Bit symbol	Description
5	PD_LVDT	LVDT control register 1: close; 0: open, close by default
4~3	SEL_LVDT_DELAY	Select signal, select LVDT power-down delay; default 11 00: delay time 1; 01: delay time 2; 10: delay time 3; 11: delay time 4
2~0	SEL_LVDT_VTH	LVDT threshold selection 000/001: reserved; 010: 3.0V; 011: 3.3V; 100: 3.6V; 101: 3.9V; 11X: 4.2V

5. Clock, Reset, Work Mode, WDT

5.1. Clock Definition

Clock source:

- Internal high-speed RC oscillator: RC1M
- Internal low speed RC oscillator: LIRC32k
- External crystal oscillator: 32768 Hz
- RC1M multiplier to get PLL clock: PLL48M/ PLL24M



clock block diagram

The BF7613BMXX-XJLX series clock is defined as follows:

XTAL32768Hz: external 32768 Hz precision clock, which can be used as Timer2 clock.

RC1MHz: built-in RC oscillator with a frequency of 1MHz.

mul_clk: Multiply RC1M to get the PLL clock;

LIRC: internal low-speed clock, this clock is used as watchdog clock and Timer2 clock.

PLL_24MHz: frequency 24MHz, gate control module enabled, used as UART, Flash control, clock source and system clock after frequency division.

PLL_48MHz: The frequency is 48MHz, the gating module is enabled, and it is used as the CSD and ADC clock source.

SCL: IIC master clock, sent by the IIC Master, as the IIC communication clock.

PGC: Programming clock, download clock when programming and burning programs.

5.2. Clock Related Registers

SYS_CLK_CFG (84H) Clock control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	WAIT_MODE	PLL_CLK_SEL	
R/W	-	-	-	-	-	R/W	R/W	
Reset value	-	-	-	-	-	0	0	1

Bit number	Bit symbol	Description
7~3	--	Reserved
2	WAIT_MODE	WAIT mode enable 1: The chip enters WAIT mode; 0: The chip exits WAIT mode
1~0	PLL_CLK_SEL	PLL clock divided selection register 00: 12MHz; 01: 6MHz; 10: 4MHz; 11: 1MHz


PD_ANA (FEH) Module switch control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	PD_XTAL_32K	PD_CSD	PD_ADC
R/W	-	-	-	-	-	R/W	R/W	R/W
Reset value	-	-	-	-	-	1	1	1

Bit number	Bit symbol	Description
2	PD_XTAL_32K	RTC crystal oscillator circuit (32768Hz) control register. 1: close; 0: open; default close.

5.3. Reset

There are 8 reset modes in BF7613BMXX-XJLX: WDT overflow reset (WDTRST_F), power on reset (PO_F), brown-out reset (BO_F), program reset (PROG_F), debug reset (DEBUG_F), PC pointer overflow reset (ADDR_OF_F), software reset (SOFT_F), IAP operation BOOT upgrade reset (BOOT_F). Any one of above reset, global will make chip reset. We can judge the reset flag register which reset happen, the reset must be cleared by software.



Reset block diagram

5.3.1. Reset Sequence

po_n: Power-on reset. After the system is powered on, the analog module generates a low-level signal and lasts for 93ms. When the power-on reset is low, the entire chip is in the reset state, and after the global reset signal continues to be effective 20ms after the power-on reset is high, the system exits the reset mode.

bo_n: Brown-out reset, the analog module generates a low-level signal after the system has a power-down reset. When the power-down reset signal is low, the entire chip is in the reset state. After the global reset signal becomes high, the system exits the reset mode after the global reset signal continues to be valid for 20ms.

prog_en: Programming reset. When prog_en is high, it is the programming mode of FLASH.

At this time, the global reset signal is valid. After it goes low, the global reset signal continues to be valid for 20ms.

soft_rst: software reset, the soft reset signal is valid by writing SFR, and the global reset signal is valid for 20ms. After 20ms, the system exits the reset mode.

prog_en: Programming reset. When prog_en is high, it is the programming mode of FLASH. At this time, the global reset signal is valid. After it goes low, the global reset signal continues to be valid for 20ms.


wdt_rst: The watchdog timer overflows and resets. After the watchdog timer overflows, the global reset is 20ms. After 20ms, the system exits the reset mode.

addr_overflow: PC pointer overflow reset. If the PC pointer exceeds the valid address range of flash when the MCU addresses the program memory, the addr_overflow signal becomes high, and the rising edge of the sys_clk clock detects the high level of addr_overflow (requires 1 clock cycle) and resets the global 20ms, the reset signal will clear the addr_overflow signal to zero. After 20ms, the system exits the reset mode.

addr_overflow: PC pointer overflow reset. If the PC pointer exceeds the valid address range of the flash when the MCU addresses the program memory, the addr_overflow signal becomes high, and the sys_clk clock rising edge detects the high level of addr_overflow (requires 1 clock cycle) and resets the global 20ms, the reset signal will clear the addr_overflow signal to zero. After 20ms, the system exits the reset mode.

debug_rst_out_n: trim configuration reset, output a reset signal for the core trim module, low means reset is effective, chip global reset, but there will not be a 20ms initialization process, only delay 1 system clock reset low level.

boot_rst: ROM address jump reset, the boot_rst signal becomes high after the complete ROM space jump instruction is configured, and the sys_clk clock checks the boot_rst high level (valid for one clock cycle) to reset the global, but there will be no 20ms read configuration word process , Only delay the reset low level of 3 system clocks.



Reset sequence description:

1. The chip has a power-on reset, and the analog POR module delays for 93ms, and po_n is

pulled high.

2. The programmer sends instructions to make the chip enter the programming mode (prog_en is pulled high), and exits the programming mode after completing the programming. After a delay of 20ms, rst_n is pulled high and the chip enters normal operation.


3. During normal operation, any one of watchdog reset, address overflow reset, and soft reset occurs, rst_n is pulled low, after a delay of 20ms, rst_n is pulled high, and the chip enters normal operation.

4. After normal work, you can no longer enter the programming mode.

5. In debug mode, configure debug reset, pull rst_n low, and after debug_rst_out_n pull high 1 system clock, rst_n pulls high, the chip enters normal operation.

6. When the chip supports the BOOT upgrade function, a ROM address jump reset occurs, rst_n is pulled low, and after 3 system clocks, rst_n is pulled high, and the chip enters normal operation.

Power-up/power-down sequence:



Power-on reset diagram

BOR/POR Parameters :

Symbol	Parameter	Min	Typ	Max	Unit
VSPOR	Power on reset start voltage	-	-	300	mV
KPRO	Power on reset voltage rate	0.01	-	-	V/ms
VPOR	Power on reset voltage	1.1	1.5	2.2	V
VBOR	Brownout reset voltage ($\pm 10\%$), hysteresis 0.2V	-	VBOR	-	V
VDD_min	Minimum operating voltage	2.5	-	-	V
T1	VDD keep VSPOR time	0.1	-	-	ms
T2	VPOR from VDD_min time	-	-	0.6*T3	ms
T3	Reset POR_BOR_N duration	55	93	131	ms
T4	Global reset effective time	-	20	-	ms

Power on reset parameter characteristic table

Note: The value of the power-down reset voltage VBOR is selected by register BOR_SEL[2:0].

When VDD is affected by the load or severely disturbed, if the voltage drops into the voltage dead zone and the chip is not within the working voltage range, it may cause the system to work abnormally, such as DATA area data data loss. The function of power-down reset (BOR) is to

monitor when VDD drops to the BOR voltage, the MCU can generate a power-down reset in advance to avoid system errors.

Suggestions to prevent entering the voltage dead zone and reduce the probability of system error:

- When the program is first initialized, open BOR without delay
- Increase the voltage drop slope

5.3.2. Reset Register

SFR register				
Address	Name	RW	Reset value	Description
0x8E	SOFT_RST	RW	0x00	soft reset register
0xD7	RST_STAT	RW	rst_state	reset flag register

Secondary bus register				
Address	Name	RW	Reset value	Description
0x2E	BOR_SEL	RW	state	BOR control register

RST_STAT (D7H) Reset flag register

Bit number	7	6	5	4	3	2	1	0
Symbol	BOOT_F	DEBUG_F	SOFT_F	PROG_F	ADDROF_F	BO_F	PO_F	WDTRST_F
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	rst_state							

Bit number	Bit symbol	Description
7	BOOT_F	0: No effect; 1: IAP operation BOOT upgrade reset occurred
6	DEBUG_F	0: No effect; 1: Trim configuration reset occurred
5	SOFT_F	0: No effect; 1: Software reset occurred
4	PROG_F	0: No effect; 1: A programming reset occurred
3	ADDROF_F	0: No effect; 1: PC pointer overflow reset occurred
2	BO_F	0: No effect; 1: Brown-out reset occurred
1	PO_F	0: No effect; 1: Power-on reset occurred
0	WDTRST_F	0: No effect; 1: Watchdog timer overflow reset occurred

SOFT_RST(8EH) Soft reset register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Software reset register. Software reset is only generated when the register value is 0x55.

BOR_SEL(2EH) BOR control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	PD_BOR	SEL_BOR_DELAY	SEL_BOR_VTH		
R/W	-	-	-	RW	RW		RW	
Reset value	-	-	-	state				

Bit number	Bit symbol	Description
4	PD_BOR	BOR control register 1: close; 0: open, close by default
3	SEL_BOR_DELAY	Select signal, select the power-down delay of BOR 0: delay time 1; 1: delay time 2
2~0	SEL_BOR_VTH	BOR threshold selection 000: reserved; 001: 2.8V; 010: 3.3V; 011: 3.7V; 1xx: 4.2V

BOR_SEL register is connected to power-on reset: state is 0x18, other resets will not change the configuration value.

SEL_BOR_DELAY	SEL_BOR_VTH	BOR			
		Power down threshold (V)	Recovery threshold (V)	Hysteresis (mV)	Delay (μs)
0	001	2.8	3.0	141	83.9
	010	3.3	3.4	145	97.6
	011	3.7	3.8	122	107.2
	1XX	4.2	4.3	130	117.2
1	001	2.8	3.0	146	167.8
	010	3.3	3.4	151	195.7
	011	3.7	3.8	128	215.1
	1XX	4.2	4.3	137	235.4

5.4. Working Mode

The BF7613BMXX-XJLX series has 3 working modes, which can be selected according to

different situations.

The BF7613BMXX-XJLX provides the SYS_CLK_CFG register, whose BIT2 can be configured to control the MCU into WAIT mode. The BF7613BMXX-XJLX provides the PCON register, the Bit0 of which can be configured to control the MCU into low power mode.

● **Active mode**

That is, the normal working mode, the modules keep working normally, and the functions of each module are controlled by the software configuration.

● **Wait mode**

Enter Wait mode by writing 1 to SYS_CLK_CFG.2. Core related modules, UART0 ~1 and PWM0 ~2 modules do not work, other modules can work and exit this mode by interrupt.

● **Low_power mode**

Enter low power mode by writing 1 to PCON.0. RC1M and PLL off, LIRC working, WDT/Timer2 configurable working. CPU and other digital modules are not working.

SYS_CLK_CFG (84H) Clock control register


Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	WAIT_MODE	PLL_CLK_SEL	
R/W	-	-	-	-	-	R/W	R/W	
Reset value	-	-	-	-	-	0	0	1

Bit number	Bit symbol	Description
2	WAIT_MODE	WAIT mode enable 1: The chip enters WAIT mode; 0: The chip exits WAIT mode

PCON(87H) Low-power mode select register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	LPM
R/W	-	-	-	-	-	-	-	R/W
Reset value	-	-	-	-	-	-	-	0

Bit number	Bit symbol	Description
0	LPM	Low-power mode control 1: Low-power mode; 0: Normal mode, automatically cleared after wake-up Note: After waking up, the software delay must be $\geq 100\mu s$, otherwise the wake-up function is abnormal



Working mode conversion diagram

Ways to exit Wait mode:

- Enable any one of IIC, External Interrupt0, External Interrupt1, External Interrupt2, External Interrupt3, WDT, Timer2, LED, CSD, ADC, LVDT can wake up the chip, exit the Wait mode, and the CPU executes the interrupt service routine.

Ways to exit Low_power mode:

- Enable IIC, External Interrupt0, External Interrupt1, External Interrupt2, External Interrupt3, WDT, Timer2, any of them can wake up the chip and exit the Low_power mode. After the interrupt response is generated, the CPU executes the interrupt service routine related to the interrupt vector. And after the RETI return instruction is executed, it returns to the next instruction that causes the CPU to enter the Low_power mode to continue running the program.

Note: `PCON = 0x01`, BOR off can obtain lower power consumption, but the chip needs to ensure that it is in the normal operating voltage range (2.5V~5.5V), if the chip power supply is unstable, resulting in less than 2.5V, it is strongly recommended that BOR be turned on.

Mode	Contions for entering this mode	Effect on the clock	
Active/Wait	PCON=0	LIRC	work
		XTAL32K	Depends on software configuration
		RC1M	work
		PLL	work
Low Power	PCON=1	LIRC	work
		XTAL32K	Depends on software configuration
		RC1M	close
		PLL	close


Working status table of clock source in each mode

NO	Module Name	Clock source	Work status		
			Active	Wait	Low Power
1	s8051	F_sys_clk	√	×	×
2	UART0~1	PLL_24M	According Configuration	×	×
3	PWM0~2	PLL_24M	According Configuration	×	×
4	Internal Timer0	F_sys_clk	According Configuration	×	×
5	Internal Timer1	F_sys_clk	According Configuration	×	×
6	External Timer2	LIRC/ XTAL32K	According Configuration	According Configuration	According Configuration
7	LED	RC1M	According Configuration	According Configuration	×
8	WDT	LIRC	According Configuration	According Configuration	According Configuration
9	ADC_CTRL	PLL_48M	According Configuration	According Configuration	×
10	CSD_Timing	PLL_48M	According Configuration	According Configuration	×
11	IIC(S)	F_sys_clk	According Configuration	According Configuration	According Configuration

Status table for each digital module in different modes

5.5. WDT

The WDT timing counting circuit uses the internal low-speed clock LIRC for timing, and the configurable timing time is $2^n * 18\text{ms}$ ($n=0,1,2,3,4,5,6,7$)----- Here n is the configuration value of the timing configuration register.



Classification of WDT overflow signals due to the particularity of the system applications:

In normal mode, if the WDT overflow occurs, the overflow signal is the WDT overflow reset signal, the WDT overflow reset affects the global reset. At this point, the system implements a global reset action and reloads the configuration information.

In Low_power mode, if the WDT overflow, the overflow signal is the WDT interrupt signal. Interrupt wake-up chip exits Low_power mode and executes WDT interrupt service function.

The watchdog module is a timing counting module. Its count clock is the internal low-speed clock LIRC. Its timing clear signal is composed of global reset and configuration clear. This signal is synchronously released by the watchdog timing clock in the reset module; The clearing action is generated every time the CPU configures the watchdog timer configuration register (WDT_CTRL), and the watchdog restarts timing; at the same time, the watchdog counter has the watchdog count enable control, when the count enable is valid, After the watchdog generates a timing overflow (reset or interrupt), as long as the watchdog counting enable is not turned off, the watchdog counter will restart counting.

5.5.1.WDT Related Register

SFR register				
Address	Address	Address	Address	Address
0x85	INT_PE_STAT	RW	0x00	WDT/Timer2 interrupt status register
0x91	WDT_CTRL	RW	0x00	WDT timeout configuration register
0x92	WDT_EN	RW	0x00	WDT timing enable register
0xE6	IEN1	RW	0x00	Interrupt enable register 1
0xF1	IRCON1	RW	0x00	Interrupt flag register 1
0xF6	IPL1	RW	0x00	Interrupt priority register 1

WDT SFR list

5.5.2.WDT Register Detailed Description

INT_PE_STAT(85H)WDT/Timer2 interrupt status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INT_WDT_STAT	INT_TIMER2_STAT
R/W	-	-	-	-	-	-	R/W	R/W
Reset value	-	-	-	-	-	-	0	0

Bit number	Bit symbol	Description
1	INT_WDT_STAT	WDT interrupt status, set 0, write WDT_CTRL can set 0. 1: interrupt effective 0: invalid interrupt

WDT_CTRL(91H) WDT timing overflow control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	WDT_TIME_SEL		
R/W	-	-	-	-	-	R/W		
Reset value	-	-	-	-	-	0	0	0

Bit number	Bit symbol	Description
7~0	WDT_TIME_SEL	WDT overflow timer register. Timing length is as follows: 0x00: 18ms; 0x01: 36ms; 0x02: 72ms; 0x03: 144ms; 0x04: 288ms; 0x05: 576ms; 0x06: 1152ms; 0x07: 2304ms;

The watchdog uses the internal low-speed clock LIRC to complete the timing function and can achieve timing from 18ms to 2.3s. The timing length is controlled by SFR (WDT_CTRL), as shown in the following table

WDT_EN(92H) WDT timing enable register

Bit number	7	6	5	4	3	2	1	0
Symbol	WDT_EN							
R/W	R/W							
Reset value	0							

Turn off WDT when writing 0x55, write other values to enable WDT, the WDT always works after the reset is over. Clearing the WDT is done by writing to the WDT_CTRL register. Whichever values is written to this register will clear the WDT.

IEN1 (E6H) Interrupt enable register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	EX7	EX6	EX5	EX4	EX3	EX2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	EX7	WDT/Timer2 interrupt enable 1: interrupt enable; 0: interrupt disable

IRCON1 (F1H) Interrupt flag register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IE7	IE6	IE5	IE4	IE3	IE2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	IE7	WDT/Timer2 interrupt flag 1: there is a WDT/Timer2 interrupt flag; 0: no WDT/Timer2 interrupt flag


IPL1 (F6H) Interrupt priority register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IPL1.7	IPL1.6	IPL1.5	IPL1.4	IPL1.3	IPL1.2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-


Bit number	Bit symbol	Description
7	IPL1.7	WDT/Timer 2 interrupt priority. 0: low priority; 1: high priority

6. GPIO


Some pins of the GPIO port are multiplexed with device peripheral functions, and cannot be configured as multiple clock functions at the same time, otherwise it will cause malfunction. IIC communication port, open-drain output, pull-up resistor required.




General IO structure



Open-drain output structure



SNS IO structure



ADC IO structure

TRISX register (Direction Register): TRISX set to 1 can be configured as input pin, set to 0 can be configured as output pin.

DATAX register (Data Register): DATAX set to 1 the data in DATAX will be configured as high, set to 0 the data in DATAX will be configured as low.

PU_PX register (Pull-up resistance enable register): PU_PX set to 1 corresponding pin pull-up resistor enable, clear the corresponding pin does not enable pull-up resistor, and pull-up resistor

4.7K(PB port pull-up resistor 33K).

PD_PB register (PB pull-down resistor enable register): Set PD_PB to 1 to enable the corresponding pin pull-down resistor, clear the corresponding pin to disable the pull-down resistor, built-in pull-down resistor 33K.

ODRAIN_EN register: ODRAIN_EN set to 1 corresponding pin will enable open drain output, set to 0 corresponding pin corresponding pin output disenabled, automatically turn on open-drain after enabling IIC function. IIC/UART recommends using external pull-up resistors.

Supports 8 GPIO ports for high current drive functions.

6.1. GPIO Related Register

SFR register				
Address	Name	RW	Reset value	Description
0xF8	DATAA	RW	0x3F	PA data register
0x80	DATAB	RW	0xFF	PB data register
0x90	DATA C	RW	0xFF	PC data register
0x98	DATAD	RW	0xFF	PD data register
0xB0	DP_CON	RW	0x00	LED scan control register
0xD8	PD_PB	RW	0x00	PB port pull-down resistor control register
0xDD	PU_PA	RW	0x00	PA port pull-up resistor control register
0xDE	PU_PB	RW	0x00	PB port pull-up resistor control register
0xDF	PU_PC	RW	0x00	PC port pull-up resistor control register
0xE2	PU_PD	RW	0x00	PD port pull-up resistor control register
0xEA	TRISA	RW	0x3F	PA direction register
0xEB	TRISB	RW	0xFF	PB direction register
0xEC	TRISC	RW	0xFF	PC direction register
0xED	TRISD	RW	0xFF	PD direction register

Port configuration SFR list

Secondary bus register				
Address	Name	RW	Reset value	Description
0x2B	COM_IO_SEL	RW	0x00	COM port selection configuration register
0x2C	ODRAIN_EN	RW	0x00	PA0/PA1/PD6 port open drain output enable register

Port configuration secondary bus register list

6.2. GPIO Register Detailed Description

6.2.1. Data Register

DATAA (F8H) data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	PA5	PA4	PA3	PA2	PA1	PA0
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	-	-	1	1	1	1	1	1

Bit number	Bit symbol	Description
5~0	--	PA data register. The output level of the PA group can be configured as the GPIO port. The read value is the level state of the current IO port (input) or the configured output (output) value.

DATAB(80H)PB data register

Bit number	7	6	5	4	3	2	1	0
Symbol	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PBdata register. The output level of the PB group can be configured as the GPIO port. The read value is the level state of the current IO port (input) or the configured output (output) value.

DATAA(90H) PC data register

Bit number	7	6	5	4	3	2	1	0
Symbol	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PC data register. The output level of the PC group can be configured as the GPIO port. The read value is the level state of the current IO port (input) or the configured output (output) value.

DATAD(98H) PD data register

Bit number	7	6	5	4	3	2	1	0
Symbol	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PD data register. The output level of the PD group can be configured as the GPIO port. The read value is the level state of the current IO port (input) or the configured output (output) value.

6.2.2. Pull-up resistor selection register

PU_PA (DDH) PA port pull-up resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-					
R/W	-	-	R/W					
Reset value	-	-	0					

Bit number	Bit symbol	Description
5~0	--	PA port pull-up resistor control register. Set PU_PA to 1 to enable the corresponding pin pull-up resistor, clear the corresponding pin to disable the pull-up resistor, the pull-up resistor is 4.7K.

PU_PB(DEH) PB port pull-up resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	PB port pull-up resistor control register. Set PU_PB to 1 to enable the corresponding pin pull-up resistor, clear the corresponding pin to disable the pull-up resistor, the pull-up resistor is 4.7K.

PU_PC(DFH) PC port pull-up resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	PCport pull-up resistor control register. Set PU_PC to 1 to enable the corresponding pin pull-up resistor, clear the corresponding pin to disable the pull-up resistor, the pull-up resistor is 4.7K.

PU_PD (E2H) PD port pull-up resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	PD port pull-up resistor control register. Set PU_PD to 1 to enable the corresponding pin pull-up resistor, clear the corresponding pin to disable the pull-up resistor, the pull-up resistor is 4.7K.

6.2.3. Direction Register

TRISA (EAH) PA direction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	-	-	1	1	1	1	1	1

Bit number	Bit symbol	Description
5~0	--	PA direction register 0: output 1: input

TRISB(EBH) PB port direction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1
Bit number	Bit symbol	Description						

7~0	--	PB direction register, 0: output; 1: input
-----	----	---

TRISC(ECH) PC port direction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PC direction register 0: output; 1: input

TRISD(EDH) PD port direction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	1	1	1	1	1	1	1	1

Bit number	Bit symbol	Description
7~0	--	PD direction register 0: output 1: input

6.2.4. Large Current Sink

DP_CON (B0H) LED scan control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	DUTY_SEL			SCAN_MODE	COM_MOD
R/W	-	-	-	R/W			R/W	R/W
Reset value	-	-	-	0	0	0	0	0

Bit number	Bit symbol	Description
0	COM_MOD	Large sink current ports drive enable. 1: COM port function lock, work as a large current IO port. 0: COM port function is not locked and can be configured as other functions. When the COM port locks the large sink current IO port, by configuring GPIO registers output drive timing, it is valid when all of the following LED scan configurations are invalid.

Secondary bus register:

COM_IO_SEL (2BH) COM port selection configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
7~0	--	COM port selection configuration register, corresponding to PB port 1: Select COM port mode; 0: select IO port mode

6.2.5. Open Drain Output Enable Register

ODRAIN_EN (2CH) PA0/PA1/PD6 port open drain output enable register(Secondary bus register)

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	R/W	R/W	R/W
Reset value	-	-	-	-	-	0	0	0

Bit number	Bit symbol	Description
2~0	--	PA0/PA1/PD6 open-drain output enable register Bit[0]: PA0, Bit[1]: PA1, Bit[2]: PD6 1: Open drain output; 0: CMOS output

6.2.6. Pull-down Resistor Enable Register


PD_PB(D8H) PB port pull-down resistor control register

Bit number	7	6	5	4	3	2	1	0
Symbol	PD_PB7	PD_PB6	PD_PB5	PD_PB4	PD_PB3	PD_PB2	PD_PB1	PD_PB0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
7~0	PD_PBn (n=7~0)	PB port pull-down resistor control register 1: The pull-down resistor is enabled; 0: The pull-down resistor is not enabled

6.3. GPIO Configuration Process

When setting the port to GPIO, the following three sets of registers need to be set accordingly.



IO configuration flow chart

Notes:


The default source current drive capability of the IO port is typically 20mA, the sink current drive capability typically 65mA @5V 0.9VCC. When using IO to drive the LED/digital tube, you need to pay attention to the I_{fp} current of the LED lamp. It is recommended to add a current limiting resistor to limit the IO drive peak current to the LED/digital tube I_{fp} current.

7. Interrupt

7.1. Interrupt Sources and Entry Address

Interrupt source	Condition	Sign	Enable control	Priority control	Interrupt vector	Query priority	Interrupt number	Flag removal method	Low power wake
INT0	External interrupt 0 condition is met	IE0	IEN0[0]	IPL0[0]	0x0003	1	0	User must clear	Yes
Timer0	Timer0 overflow	TF0	IEN0[1]	IPL0[1]	0x000B	2	1	User must clear	No
INT1	External interrupt 1 condition is met	IE1	IEN0[2]	IPL0[2]	0x0013	3	2	User must clear	Yes
Timer1	Timer1 overflow	TF1	IEN0[3]	IPL0[3]	0x001B	4	3	User must clear	No
INT2	External interrupt 2 condition is met	IE2	IEN1[2]	IPL1[2]	0x004B	5	9	User must clear	Yes
IIC	Receive or send completed	IE3	IEN1[3]	IPL1[3]	0x0053	6	10	User must clear	Yes
ADC	ADC conversion completed	IE4	IEN1[4]	IPL1[4]	0x005B	7	11	User must clear	No
CSD	Counter overflow	IE5	IEN1[5]	IPL1[5]	0x0063	8	12	User must clear	No
LED	Scan complete	IE6	IEN1[6]	IPL1[6]	0X006B	9	13	User must clear	No
WDT/ Timer2	WDT/Timer2 overflow	IE7	IEN1[7]	IPL1[7]	0x0073	10	14	User must clear	Yes
LVDT	Voltage conditions meet	IE8	IEN2[0]	IPL2[0]	0x007B	11	15	User must clear	No
UART0	Receive or send completed	IE9	IEN2[1]	IPL2[1]	0x0083	12	16	User must clear	No
UART1	Receive or send completed	IE10	IEN2[2]	IPL2[2]	0x008B	13	17	User must clear	No
INT3	External interrupt 3 condition is met	IE11	IEN2[3]	IPL2[3]	0x0093	14	18	User must clear	No

List of interrupt information



When the chip generates a reset signal, the program starts from the 0x0000 address. When an interrupt signal occurs, the program will jump to the interrupt vector program address to execute the interrupt service routine.

7.2. Interrupt Function

7.2.1. Interrupt Response

When an interrupt request, CPU according to the interrupt vectors determine the type of interrupt service routine (ISR) to run. CPU complete execution ISR, unless a higher priority interrupt source applying for a break. After each ISR has RETI (return from interrupt) instruction. After RETI instruction, CPU continues to execute the program before the interrupt did not happen.

ISR can only be a higher priority interrupt request interrupt. That is, the low-priority ISR can be interrupted by a high-priority interrupt request.

The BF7613BMXX-XJLX responses interrupt request until the current instruction finished. If the RETI instruction is being executed or read IPL, IEN register, after an additional instruction then respond the interrupt request.

7.2.2. Interrupt Priority


The BF7613BMXX-XJLX has two interrupt priority levels: interrupt level and default priority. Interrupt levels (highest, high, and low) take precedence over the default priority. The priority set to high is the first to respond. When the priority is set to the same level, the response will be queued by default. If allowed, the power-down interrupt is the only highest-level interrupt source. Other interrupt sources can be set to high priority or low priority.

Each interrupt source can be assigned a priority level (high or low), and the default priority. The same level of interrupt sources (such as both high priority) the priority is the default priority decision. Interrupt service routine in progress can only be a high-priority interrupt request interrupt.

7.2.3. Interrupt Sampling

Internal modules such as internal timers and serial ports generate interrupt requests through interrupt flag bits in their respective SFRs. At the end of first clock per instruction cycle (C1), at the rising edge of the external interrupt system clock sampling.

To ensure edge-triggered interrupt is detected, the corresponding port must maintain high level for two clocks and maintain low for level two clock.



Interrupt sampling timing diagram

7.2.4. Interrupt Wait

Interrupt response time is determined by current state. Fastest response time is five instruction cycles: one cycle to detect the interrupt request, the other 4 used to execute long call (LCALL) to ISR.

When the system is executing a RETI instruction and is followed by a MUL or DIV instruction, the interrupt waits for the longest time (13 instruction cycles). This 13 instruction cycles are as follows: one cycle to detect the interrupt request, three to complete the RETI, five used to execute DIV or MUL instruction, 4 used to execute long call (LCALL) to ISR. In this case, the response time is 13 clock cycles.

7.3. Interrupt Related Register

SFR register				
Address	Name	RW	Reset value	Description
0x85	INT_PE_STAT	RW	0x00	WDT/Timer2 interrupt status register
0x86	INT_POBO_STAT	RW	0x00	LVDT boost/LVDT buck interrupt status register
0x88	TCON	RW	0x00	Timer control register
0xA8	IEN0	RW	0x00	Interrupt enable register
0xB8	IPL0	RW	0x00	Interrupt priority register 0
0xE1	IRCON2	RW	0x00	Interrupt flag register 2
0xE6	IEN1	RW	0x00	Interrupt enable register 1
0xE7	IEN2	RW	0x00	Interrupt enable register 2
0xF1	IRCON1	RW	0x00	Interrupt flag register 1
0xF2	PERIPH_IO_SEL	RW	0x40	IIC /INT function control register
0xF4	IPL2	RW	0x00	Interrupt priority register 2
0xF6	IPL1	RW	0x00	Interrupt priority register 1
0xF7	EXT_INT_CON	RW	0x15	External interrupt polarity control register

Interrupt SFR list

Secondary bus register				
Address	Address	Address	Reset value	Address
0x27	PERIPH_IO_SEL4	RW	0x00	INT3 select enable register 4
0x28	PERIPH_IO_SEL3	RW	0x00	INT3 select enable register 3
0x29	PERIPH_IO_SEL2	RW	0x00	INT3 select enable register 2
0x2A	PERIPH_IO_SEL1	RW	0x00	INT3 select enable register 1

List of interrupt secondary bus registers

7.3.1. Interrupt SFR Detailed Description

INT_PE_STAT(85H)WDT/Timer2 interrupt status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INT_WDT_STAT	INT_TIMER2_STAT
R/W	-	-	-	-	-	-	R/W	R/W
Reset value	-	-	-	-	-	-	0	0

Bit number	Bit symbol	Description
1	INT_WDT_STAT	WDT interrupt status, set 0, write WDT_CTRL can set 0. 1: interrupt effective 0: invalid interrupt
0	INT_TIMER2_STAT	TIMER2 interrupt status, set 0, write TIMER2_CFG can set 0. 1: interrupt effective 0: invalid interrupt

INT_POBO_STAT (86H) LVDT boost/LVDT buck interrupt status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INT_PO_STAT	INT_BO_STAT
R/W	-	-	-	-	-	-	R/W	R/W
Reset value	-	-	-	-	-	-	0	0

Bit number	Bit symbol	Description
1	INT_PO_STAT	Lvdt boost interrupt status 1: boost interrupt is valid 0: boost interrupt is invalid
0	INT_BO_STAT	Lvdt buck interrupt state 1: buck interrupt is valid 0: buck interrupt is invalid

TCON(88H) Timer control register

Bit number	7	6	5	4	3	2	1	0
Symbol	TF1	TR1	TF0	TR0	IE1	-	IE0	-
R/W	R/W	R/W	R/W	R/W	R/W	-	R/W	-
Reset value	0	0	0	0	0	-	0	-

Bit number	Bit symbol	Description
3	IE1	External interrupt 1. The hardware set 1, the software is cleared.
1	IE0	External interrupt 0. The hardware set 1, the software is cleared

IEN0(A8H) Interrupt enable register

Bit number	7	6	5	4	3	2	1	0
Symbol	EA	-	-	-	ET1	EX1	ET0	EX0
R/W	R/W	-	-	-	R/W	R/W	R/W	R/W
Reset value	0	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7	EA	Interrupt enable bit 0: Mask all interrupts (EA has priority over the respective interrupt enable bits of the interrupt sources); 1: The interrupt is turned on. Whether the interrupt request of each interrupt source is allowed or forbidden is determined by the respective enable bit.
6~4	--	Reserved
3	ET1	Timer1 interrupt enable bit 0: Disable timer 1 to apply for interrupt; 1: Allow timer 1 flag bit to apply for interrupt.
2	EX1	INT_EXT1 enable bit 0: Disable INT_EXT1 to apply for interrupt; 1: Allow INT_EXT1 to apply for interrupt.
1	ET0	Timer 0 interrupt enable bit 0: Disable timer 0 (TF0) to apply for interrupt; 1: Allow TF0 flag bit to request interrupt.
0	EX0	INT_EXT0 enable bit 0: Disable INT_EXT0 to apply for interrupt; 1: Allow INT_EXT0 to apply for interrupt.

IPL0 (B8H) Interrupt priority register 0

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	PT1	PX2	PT0	PX0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	-	Reserved
3	PT1	TF1(Timer1 interrupt) priority selection bit. 0: TF1(Timer1 interrupt) is low priority. 1: TF1(Timer1 interrupt) is high priority.
2	PX2	INT_EXT1 interrupt priority selection bit. 0: INT_EXT1 is low priority. 1: INT_EXT1 is high priority.
1	PT0	TF0(Timer0 interrupt) priority selection bit. 0: TF0(Timer0 interrupt) is low priority. 1: TF0(Timer0 interrupt) is high priority.
0	PX0	INT_EXT0 interrupt priority selection bit. 0: INT_EXT0 is low priority. 1: INT_EXT0 is high priority.

IRCON2 (E1H) Interrupt flag register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IE11	IE10	IE9	IE8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	--	Reserved
3	IE11	External interrupt 3 interrupt flag 1: There is a INT3 interrupt flag; 0: No INT3 interrupt flag
2	IE10	UART1 interrupt flag 1: There is a UART1 interrupt flag; 0: No UART1 interrupt flag
1	IE9	UART0 interrupt flag 1: There is a UART0 interrupt flag; 0: No UART0 interrupt flag
0	IE8	LVDT interrupt flag 1: There is a LVDT interrupt flag; 0: No LVDT interrupt flag

IEN1 (E6H) Interrupt enable register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	EX7	EX6	EX5	EX4	EX3	EX2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	EX7	WDT/Timer2 interrupt enable 1: interrupt enable; 0: interrupt disable
6	EX6	LED interrupt enable 1: interrupt enable; 0: interrupt disable
5	EX5	CSD interrupt enable 1: interrupt enable; 0: interrupt disable
4	EX4	ADC interrupt enable 1: interrupt enable; 0: interrupt disable
3	EX3	IIC interrupt enable 1: interrupt enable; 0: interrupt disable
2	EX2	External interrupt 2 interrupt enable 1: interrupt enable; 0: interrupt disable
1~0	-	Reserved

IEN2(E7H) Interrupt enable register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	EX11	EX10	EX9	EX8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	-	Reserved
3	EX11	External interrupt 3 interrupt enable 1: interrupt enable; 0: interrupt disable
2	EX10	UART1 interrupt enable 1: interrupt enable; 0: interrupt disable
1	EX9	UART0 interrupt enable 1: interrupt enable; 0: interrupt disable
0	EX8	LVDT interrupt enable 1: interrupt enable; 0: interrupt disable

IRCON1 (F1H) Interrupt flag register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IE7	IE6	IE5	IE4	IE3	IE2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	IE7	WDT/Timer2 interrupt flag 1: There is a WDT/Timer2 interrupt flag; 0: No WDT/Timer2 interrupt flag
6	IE6	LED interrupt flag 1: There is a LED interrupt flag; 0: No LED interrupt flag
5	IE5	CSD interrupt flag 1: There is a CSD interrupt flag; 0: No CSD interrupt flag
4	IE4	ADC interrupt flag 1: There is a ADC interrupt flag; 0: No ADC interrupt flag
3	IE3	IIC interrupt flag 1: There is a IIC interrupt flag;

		0: No IIC interrupt flag
2	IE2	External interrupt 2 interrupt flag 1: There is a INT2 interrupt flag; 0: No INT2 interrupt flag
1~0	–	Reserved

PERIPH_IO_SEL (F2H) IIC /INT function control register

Bit number	7	6	5	4	3
Symbol	-	IIC_AFIL_SEL	IIC_DFIL_SEL	IIC_IO_SEL	
R/W	-	R/W	R/W	R/W	R/W
Reset value	-	1	0	0	0
Bit number	2	1	0	/	
Symbol	INT2_IO_SEL	INT1_IO_SEL	INT0_IO_SEL	/	
R/W	R/W	R/W	R/W		
Reset value	0	0	0		

Bit number	Bit symbol	Description
2	INT2_IO_SEL	INT2 select enable, correspond PD7 1: select INT2 function 0: not select INT2 function
1	INT1_IO_SEL	INT1 select enable, correspond PD6 1: select INT1 function 0: not select INT1 function
0	INT0_IO_SEL	INT0 select enable, correspond PD0 1: select INT0 function 0: not select INT0 function

IPL2 (F4H) Interrupt priority register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IPL2.3	IPL2.2	IPL2.1	IPL2.0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	--	Reserved
3	IPL2.3	External interrupt 3 interrupt priority 0: low priority; 1: high priority
2	IPL2.2	UART1 interrupt priority. 0: low priority; 1: high priority
1	IPL2.1	UART0 interrupt priority. 0: low priority; 1: high priority
0	IPL2.0	LVDT interrupt priority.

		0: low priority; 1: high priority
--	--	-----------------------------------

IPL1 (F6H) Interrupt priority register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IPL1.7	IPL1.6	IPL1.5	IPL1.4	IPL1.3	IPL1.2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	IPL1.7	WDT/Timer 2 interrupt priority. 0: low priority; 1: high priority
6	IPL1.6	LED interrupt priority. 0: low priority; 1: high priority
5	IPL1.5	CSD interrupt priority. 0: low priority; 1: high priority
4	IPL1.4	ADC interrupt priority. 0: low priority; 1: high priority
3	IPL1.3	IIC interrupt priority. 0: low priority; 1: high priority
2	IPL1.2	External interrupt 2 priority. 0: low priority; 1: high priority
1~0	--	Reserved

EXT_INT_CON (F7H) External interrupt polarity control register

Bit number	7	6	5	4
Symbol	-	INT3_POLARITY	INT2_POLARITY	
R/W	-	R/W	R/W	R/W
Reset value	-	0	0	1
Bit number	3	2	1	0
Symbol	INT1_POLARITY		INT0_POLARITY	
R/W	R/W	R/W	R/W	R/W
Reset value	0	1	0	1

Bit number	Bit symbol	Description
6	INT3_POLARITY	External interrupt 3_x trigger polarity selection: 1: Rising edge (high level wake-up in low power mode) 0: Falling edge (low-level wake-up in low-power mode)
5~4	INT2_POLARITY	External interrupt 2 trigger polarity selection: 01: Falling edge (low-level wake-up in low-power mode) 10: rising edge (high level wake-up in low power mode) 00/11: Double edge (low-level wake-up in low-power mode)
3~2	INT1_POLARITY	External interrupt 1 trigger polarity selection:

		01: Falling edge (low-level wake-up in low-power mode) 10: rising edge (high level wake-up in low power mode) 00/11: Double edge (low-level wake-up in low-power mode)
1~0	INT0_POLARITY	External interrupt 0 trigger polarity selection: 01: Falling edge (low-level wake-up in low-power mode) 10: rising edge (high level wake-up in low power mode) 00/11: Double edge (low-level wake-up in low-power mode)

7.3.2. Interrupt Secondary Bus Register Detailed description

PERIPH_IO_SEL 4(27H) INT3 select enable register 4

Bit number	7~3	2	1	0
Symbol	-	INT3_26_IO_SEL	INT3_25_IO_SEL	INT3_24_IO_SEL
R/W	-	RW	RW	RW
Reset value	-	0	0	0

Bit number	Bit symbol	Description
2~0	INT3_n_IO_SEL (n=26~24)	INT3_n port selection enable 1: Select INT function; 0: Do not select INT function

PERIPH_IO_SEL3(28H) INT3 select enable register 3

Bit number	7	6	5	4
Symbol	INT3_23_IO_SEL	INT3_22_IO_SEL	INT3_21_IO_SEL	INT3_20_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	INT3_19_IO_SEL	INT3_18_IO_SEL	INT3_17_IO_SEL	INT3_16_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7~0	INT3_n_IO_SEL (n=23~16)	INT3_n port selection enable 1: Select INT function; 0: Do not select INT function

PERIPH_IO_SEL2(29H) INT3 select enable register 2

Bit number	7	6	5	4
Symbol	INT3_15_IO_SEL	INT3_14_IO_SEL	INT3_13_IO_SEL	INT3_12_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	INT3_11_IO_SEL	INT3_10_IO_SEL	INT3_9_IO_SEL	INT3_8_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7~0	INT3_n_IO_SEL (n=15~8)	INT3_n port selection enable 1: Select INT function; 0: Do not select INT function


PERIPH_IO_SEL1(2AH) INT3 select enable register 1

Bit number	7	6	5	4
Symbol	INT3_7_IO_SEL	INT3_6_IO_SEL	INT3_5_IO_SEL	INT3_4_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	INT3_3_IO_SEL	INT3_IO_2_SEL	INT3_1_IO_SEL	INT3_0_IO_SEL
R/W	RW	RW	RW	RW
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7~0	INT3_n_IO_SEL (n=7~0)	INT3_n port selection enable 1: Select INT function; 0: Do not select INT function

Note: INT3 shares an interrupt vector and can only respond to one external interrupt at the same time. When the multi-channel pin external interrupt rising edge or falling edge trigger is enabled, all the enabled external interrupt pins must be released during the detection process to respond to the current trigger signal (when the falling edge is triggered, the release is high. When the rising edge is triggered, the release is low).

7.4. External Interrupt Configuration Process



INT0/1/2/3 configuration process chart

8. Timer

The BF7613BMXX-XJLX contains three Timers (Timer0/Timer1/Timer2). Each Timer contains a 16-bit register that appears as two bytes when accessed: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). Timer2 register is low byte TIMER2_SET_L, high byte TIMER2_SET_H.

Timer features:

- 2 16-bit Timers, 1 32-bit Timer;
- Timer0 connection system clock, partial frequency within the clock $F_{sys_clk}/12$;
- Timer1 connection system clock, partial frequency within the clock $F_{sys_clk}/12$;
- Timer2 optional internal RC or external crystal clock, frequency 32768Hz;
- Timer0 support 8-bit auto-reload timing, 16-bit manual reload timing function;
- Timer1 support 8-bit a auto-reload timing, 16-bit manual reload timing function;
- Timer2 support 32-bit automatic reload timing and manual reload timing, support interrupt wake-up function.

8.1. Timer0 and Timer1


The Timer 0/1 has four operating modes, controlled by TMOD SFR and TCON SFR.

Timer0/1 four modes of operation as follows:

- Mode 0: 13-bit timer
- Mode 1: 16-bit timer
- Mode 2: 8-bit auto-reload timer
- Mode 3: Two 8-bit timers

In mode 0/1/2, timer 0 and timer 1 have exactly the same functions. In mode 3, timer 0 and timer 1 have different functions, and only timer 0 can set mode 3.

Mode 0: 13-bit timer




Mode 0 logical structure diagram

In mode 0, timer 0 and timer 1 work the same process, at the picture shows. In mode 0, Timer is 13bit counter, bit0-4 is TL0 (or TL1), other 8 bits is TH0 (or TH1). In TCON register (TR0/TR1) to control timer0/1 start or stop.

The Timer counts the selected clock source($clk/12$); When the 13bit counter counts up to all 1, the counter is cleared to 0(all 0) and TF0(or TF1)is set. In mode 0, TL0 (or TL1) high 3bit is not sure. These 3bit should be masked or ignored when reading the count value. $t0/t1, C/T0/CT1$ all 0, $t0_int0_n/t1_int1_n$ all 1, count enable is only TR0/1.


Mode 1: 16 bit timer



Mode 1 logical structure diagram

In mode 1, timer 0 and timer 1 work the same process. At the picture shows, in mode 1, Timer is 16bit counter, all 8 bits of the LSB register (TL0 or TL1) are used. When the counter count is accumulated to 0xFFFF, the counter is cleared to 0. In addition, mode 1 and mode 2 are the same. $t0/t1, C/T0/CT1$ all 0, $t0_int0_n/t1_int1_n$ all 1, count enable is only determined by TR0/1.

Mode2: 8-bit auto-reload timer




Mode 2 logical structure diagram

The modes of Timer0 and Timer1 are the same. In mode 2, the Timer is an 8bit counter with an automatic reload initial value. This counter is the LSB register (TL0 or TL1). The initial value that needs to be reloaded is saved in the MSB register (TL0 or TL1).

At the picture shows, mode 2 counter control is the same as mode 0 and mode 1. But in mode 2, When the TLn count is accumulated to FFh, the value stored in THn is overloaded to TLn. $t0/t1, C/T0/CT1$ all 0, $t0_int0_n/t1_int1_n$ all 1, count enable is only determined by TR0/1.

Mode3: Two 8-bit timers



Mode 3 logical structure diagram

In mode3, timer0 is two 8bit counter, then timer 1 stop count and save the value. Show as below, TL0 is an 8-bit register controlled by the control bit of Timer0. The counter uses GATE as the enable terminal to control the INT_EXT signal reception.

TH0 is a separate 8-bit counter. TH0 only used to count the clock cycle (12 division). Timer1 control bit and flag bit (TR1 and TF1) used as the TH0's control bit and flag.

When timer0 working in mode3, the use of Timer 1 is limited because Timer 0 uses the Timer 1 control(TR1) and interrupt flags(TF1). Timer 1 can still be used to generate baud rate. The value of TL1 and TH1 is still effective.

When timer0 working in mode 3, though mode control bit of Timer1 to control Timer1. In order to start timer1, need to set Timer 1 to mode 0, 1 or 2. Configure timer1 working in mode3, make timer1 stop. Timer 1 can be used as a Timer (clock is clk/12), However, since TR1 and TF1 are borrowed, overflow interrupts cannot be generated. When timer0 working in mode 3, timer1's GATE is effective. t0/t1, C/T0/CT1 all 0, t0_int0_n/t1_int1_n all 1, count enable is only determined by TR0/1.

8.1.1. Timer0/1 Related Register

SFR register				
Address	Name	RW	Reset value	Function description
0x88	TCON	RW	0x00	Timer control register
0x89	TMOD	RW	0x00	Timer mode register
0x8A	TL0	RW	0x00	Timer 0 counter low 8 bits
0x8B	TL1	RW	0x00	Timer 1 counter low 8 bits
0x8C	TH0	RW	0x00	Timer 0 counter high 8 bits
0x8D	TH1	RW	0x00	Timer 1 counter high 8 bits
0xA8	IEN0	RW	0x00	Interrupt enable register
0xB8	IPL0	RW	0x00	Interrupt priority register 0

Timer0/1 SFR list

8.1.2. Timer0/1 Register Detailed Description

TCON(88H) Timer control register

Bit number	7	6	5	4	3	2	1	0
Symbol	TF1	TR1	TF0	TR0	IE1	-	IE0	-
R/W	R/W	R/W	R/W	R/W	R/W	-	R/W	-
Reset value	0	0	0	0	0	-	0	-

Bit number	Bit symbol	Description
7	TF1	Timer1 overflow flag. Set to 1 when Timer1 overflows, or Timer0's TH0 overflows in mode three.
6	TR1	Timer1 start enable. When set to 1, enable the Timer1 count or Timer0 TH0 count in mode 3.
5	TF0	Timer0 overflow flag. The hardware set 1 when Timer0 overflows.
4	TR0	Timer0 start enable, when set to 1, start Timer0 count.

TMOD(89H) Timer mode register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	M1[1:0]		-	-	M0[1:0]	
R/W	-	-	R/W		-	-	R/W	
Reset value	-	-	0	0	-	-	0	0

Bit number	Bit symbol	Description
7~6, 3~2	--	Reserved
5~4	M1[1:0]	Timer1 mode select bits 00=mode0 – 13-bit timer 01=mode1 – 16-bit timer 10=mode2 – 8-bit auto-reload timers 11=mode3 – Two 8-bit timers
1~0	M0[1:0]	Timer0 mode select bits 00=mode0 – 13-bit timer 01=mode1 – 16-bit timer 10=mode2 – 8-bit auto-reload timers 11=mode3 – Two 8-bit timers

TL0(8AH) Timer 0 counter low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	TL0[7:0]							
R/W	R/W							
Reset value	0							

TL1(8BH) Timer 1 counter 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	TL1[7:0]							
R/W	R/W							
Reset value	0							

TH0(8CH) Timer 0 counter high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	TH0[7:0]							
R/W	R/W							
Reset value	0							

TH1(8DH) Timer 1 counter high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	TH1[7:0]							
R/W	R/W							
Reset value	0							

IEN0(A8H) Interrupt enable register

Bit number	7	6	5	4	3	2	1	0
Symbol	EA	-	-	-	ET1	EX1	ET0	EX0
R/W	R/W	-	-	-	R/W	R/W	R/W	R/W
Reset value	0	-	-	-	0	0	0	0


Bit number	Bit symbol	Description
7	EA	Interrupt enable bit 0: Mask all interrupts (EA has priority over the respective interrupt enable bits of the interrupt sources); 1: The interrupt is turned on. Whether the interrupt request of each interrupt source is allowed or forbidden is determined by the respective enable bit.
3	ET1	Timer1 interrupt enable bit 0: Disable timer 1 to apply for interrupt; 1: Allow timer 1 flag bit to apply for interrupt.
1	ET0	Timer 0 interrupt enable bit 0: Disable timer 0 (TF0) to apply for interrupt; 1: Allow TF0 flag bit to request interrupt.

IPL0 (B8H) Interrupt priority register 0

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	PT1	PX2	PT0	PX0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
3	PT1	TF1(Timer1 interrupt) priority selection bit. 0: TF1(Timer1 interrupt) is low priority. 1: TF1(Timer1 interrupt) is high priority.
1	PT0	TF0(Timer0 interrupt) priority selection bit. 0: TF0(Timer0 interrupt) is low priority. 1: TF0(Timer0 interrupt) is high priority.

8.1.3. Timer0/1 Configure Process



Timer0/1 configure process

8.2. Timer2

Timer2 module plays a timing role, the internal structure of the Timer2 module is a 32-bit counter. Timed function by counting the input clock, the counting principle of Timer2 is the accumulation counts to the set value. Timer2's count clock can be selected from the external XTAL clock and the internal RC clock. Timer2 has two working modes: signal time mode and automatic reload mode, regardless of the mode, the timing is completed and an interruption occurs.

TIMER2_EN configuration Timer2 function enable, TIMER2_RLD configuration automatic reload mode and manual reload mode. Timing time is determined by registers TIMER2_SET_L and TIMER2_SET_H. The time clock can choose LIRC and XTAL32768Hz, which is determined by the clock selection register. Timer2 support interrupt wake up in low_power mode, software clear interrupt flag is required in the interrupt handler.

Timer2 timing duration formula:


TIMER2_CNT_MOD=0:

$$T_{\text{TIMER2}} = T_{\text{TIMER2_CLK}} * (\{\text{TIMER2_SET_H}, \text{TIMER2_SET_L}\} + 1)$$

TIMER2_CNT_MOD=1:

$$T_{\text{TIMER2}} = 65536 * T_{\text{TIMER2_CLK}} * (\{\text{TIMER2_SET_H}, \text{TIMER2_SET_L}\} + 1)$$

Note: $T_{\text{TIMER2_CLK}} = 1/32768$ (s)



External crystal oscillator circuit reference

Notes:

1. Arbitrary configuration **TIMER2_SET_H, TIMER2_SET_L, TIMER2_CFG** will clear counter;
2. External crystal oscillator circuit is for reference only, actual reference crystal specifications.

8.2.1. Timer2 Related Register

SFR register				
Address	Name	RW	Reset value	Function description
0x85	INT_PE_STAT	RW	0x00	WDT/Timer2 interrupt status register
0x93	TIMER2_CFG	RW	0x00	TIMER2 configuration register
0x94	TIMER2_SET_H	RW	0x00	TIMER2 counter configuration register, high 8 bits
0x95	TIMER2_SET_L	RW	0x00	TIMER2 counter configuration register, low 8 bits
0xE6	IEN1	RW	0x00	Interrupt enable register 1
0xF1	IRCON1	RW	0x00	Interrupt flag register 1
0xF6	IPL1	RW	0x00	Interrupt priority register 1
0xFE	PD_ANA	RW	0x0F	Module switch control register

Timer2 registers list

8.2.2. Timer2 Register Detailed Description

INT_PE_STAT(85H)WDT/Timer2 interrupt status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INT_WDT_STAT	INT_TIMER2_STAT
R/W	-	-	-	-	-	-	R/W	R/W
Reset value	-	-	-	-	-	-	0	0

Bit number	Bit symbol	Description
0	INT_TIMER2_STAT	TIMER2 interrupt status, set 0, write TIMER2_CFG can set 0. 1: interrupt effective 0: invalid interrupt

TIMER2_CFG (93H) TIMER2 CFG register

Bit number	7~4	3	2	1	0
Symbol	-	TIMER2_CNT_MOD	TIMER2_CLK_SEL	TIMER2_RLD	TIMER2_EN
R/W	-	R/W	R/W	R/W	R/W
Reset value	-	0	0	0	0

Bit number	Bit symbol	Description
3	TIMER2_CNT_MOD	TIMER2 count step mode select register 1: count step is 65536 clock. 0: count step is 1 clock.

2	TIMER2_CLK_SEL	TIMER2 clock select register 1: select XTAL32768Hz 0: select LIRC
1	TIMER2_RLD	TIMER2 reload enable control register 1: automatic reload mode 0: manual reload mode
0	TIMER2_EN	TIMER2 count enable register 1: turn on timing; 0: stop timing; In manual reload mode, the hardware automatically clears this register after timing is completed, stop count. In manual reload mode, will maintain the enable register after the count is completed. Automatically re-counting from 0, no matter which mode, configuring this register to 1 during counting will start counting from 0.

TIMER2_SET_H(94H) TIMER2 count value configuration register, high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	TIMER2 count configuration register, high 8 bits. Configuring this register during the scan will recount.

TIMER2_SET_L(95H) TIMER2 count value configuration register, low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	TIMER2 count configuration register, low 8 bits. Configuring this register during the scan will recount.

IEN1 (E6H) Interrupt enable register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	EX7	EX6	EX5	EX4	EX3	EX2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
------------	------------	-------------

7	EX7	WDT/Timer2 interrupt enable 1: interrupt enable; 0: interrupt disable
---	-----	--

IRCON1 (F1H) Interrupt flag register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IE7	IE6	IE5	IE4	IE3	IE2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
7	IE7	WDT/Timer2 interrupt flag 1: There is a WDT/Timer2 interrupt flag; 0: No WDT/Timer2 interrupt flag

IPL1 (F6H) Interrupt priority register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IPL1.7	IPL1.6	IPL1.5	IPL1.4	IPL1.3	IPL1.2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-


Bit number	Bit symbol	Description
7	IPL1.7	WDT/Timer 2 interrupt priority. 0: low priority; 1: high priority

PD_ANA (FEH) Module switch control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	PD_XTAL_32K	PD_CSD	PD_ADC
R/W	-	-	-	-	-	R/W	R/W	R/W
Reset value	-	-	-	-	-	1	1	1

Bit number	Bit symbol	Description
2	PD_XTAL_32K	RTC crystal oscillator circuit (32768Hz) control register. 1: close; 0: open; default close.

8.2.3. Timer2 Configure Process



Timer2 configure process table

In the configuration process:

1. First configure the timing set value register `TIMER2_SET_H/TIMER2_SET_L` and step configuration `TIMER2_CNT_MOD`;
2. Then automatically reload the enable register `TIMER2_RLD` according to the configuration, set to 1 if automatic loop count is required, otherwise configure 0;
3. Final configuration timing enable register `TIMER2_EN`, enable timing configuration `TIMER2_EN=1`;
4. Stop timing: `TIMER2_EN=0`.


Notes:

1. **`TIMER2_EN=0x1` to be placed at the end of all configurations;**
2. **During the `TIMER2` timing, it is forbidden to change the configuration of `Timer2`. To modify, you need to stop timing first;**
3. **For precise timing, in the auto-reload mode, it is not allowed to configure three registers of `TIMER2` in interrupt processing.**

9. IIC

The BF7613BMXX-XJLX supports standard and fast IIC communication, and has the following characteristics:

- Two serial interfaces: serial data line SDA and serial clock line SCL;
- Meet philips's standard communication protocol;
- Transmission rate: 100Kbps, 400Kbps;
- Support for 7-bit address addressing;
- Has the function of extending the clock low level;
- Wake-up core can be interrupted by IIC in low_power mode;
- Detect write conflicts and cache BUF overflow exceptions;
- Support digital filter function and analog filter function of IIC port.




IIC host-slave

The host and slave from the SCL (serial clock) line, SDA (serial data) wire connection, in the communication mode, the PA0/PA1/PD6 is open drain, SCL, SDA must be connected to the pull resistor(suggest 4.7K~10K). When the TS device has touch related actions, such as touch, slide, figure away, etc. The host can read the state of the slave through IIC communication.

9.1. Communication Timing

The BF7613BMXX-XJLX uses hardware slave. When the host reads/writes data, after the slave receives the address, if the address matches, an interrupt is generated and a valid response signal is sent. And an interrupt is generated after the host computer writes the eighth clock of the data, and the host will not generate an interrupt signal when sending the stop signal. IIC timing diagram as follows:

IIC host write timing diagram



IIC write not pull down clock line diagram

As shown in the above figure, the schematic diagram of the clock line is not pulled down during the host write operation. From this, you can see the changes of the IIC bus and some internal signal changes.


First the host sends a start signal IIC_START, and the slave sets the IIC_START status bit after detecting the IIC_START signal, as shown by the dotted line a in the figure.

Then the host sends the address bytes and write flag bit, and the slave automatically compares with its own address after receiving the address byte. Set IIC_BF after the falling edge of the eighth clock if the address matches, as shown by the dotted line b in the figure. An interrupt signal INT_IIC is generated after the falling edge of the ninth clock, as shown by the dotted line c. The MCU executes interrupt subroutine device needs to read IICBUF. Even if this data is not useful, it needs to be operated. Reading the IICBUF operation will indirectly clear the START_BF. The host continues to send messages. The IIC_BF is also set after the falling edge of the 8th clock of the 2nd byte, and the IIC_AD flag is also set. The currently received byte of the flag is data, and the stop signal has no effect on the IIC_STOP flag. That is, the stop signal IIC_STOP is detected, as shown by the dotted line d. And the IIC_AD flag will not be cleared. The interrupt is generated after the falling edge of the ninth clock, and the interrupt subroutine requires the same operation. If the host

wants to send multiple bytes, it can continue to send. The figure above only shows the case where the host sends a data.

Finally, the host sends a stop signal IIC_STOP after sending all the data, indicating the end of the communication, releasing the IIC bus, and the bus enters the idle state.

IIC host write pull low timing diagram



IIC write low clock line diagram

As shown in the above figure, it is a schematic diagram of pulling down the clock line during the host write operation, from which you can see the changes of the IIC bus and some internal signal changes.

First the host sends a start signal IIC_START, and the slave sets the IIC_START status bit after detecting the IIC_START signal, as shown by the dotted line a.

Then the host sends the address bytes and write flag bit, and the slave automatically compares with its own address after receiving the address byte. Set IIC_BF after the falling edge of the eighth clock if the address matches, as shown by the dotted line b.


An interrupt signal INT_IIC is generated after the falling edge of the ninth clock, as shown by the dotted line c. SCLEN will be cleared by hardware. This process is used to process or read data from the slave. Even if this data is not useful, reading IICBUF will cause IIC_BUF to be cleared indirectly, as shown by the dotted line d. Software sets SCLEN to release the clock line. As shown by the dotted line e.

After the master detects that the slave releases the SCL, it continues to send the synchronous clock. The IIC_BF is also set after the falling edge of the 8th clock of the 2nd byte, and the IIC_AD flag is also set. And the IIC_AD flag is also set. The currently received byte of the flag is data, as shown by the dotted line f, and the stop signal has no effect on the IIC_STOP flag. That is, the stop signal IIC_STOP is detected, and the IIC_AD flag will not be cleared; The interrupt is generated

after the falling edge of the ninth clock, and the interrupt subroutine requires the same operation. If the host wants to send multiple bytes, it can continue to send. The figure above only shows the case where the host sends a data.

Finally, the host sends a stop signal IIC_STOP after sending all the data, indicating the end of the communication, releasing the IIC bus, and the bus enters the idle state.

IIC host read timing diagram



IIC host does not pull low clock line diagram

As shown in the above figure, the schematic diagram of the clock line is not pulled when the host reads.

First the host sends a start signal IIC_START, marking the beginning of communication. As shown by the dotted line a. The internal circuit detects the IIC_START signal timing and sets the status flag IIC_START.

Then the host sends the address bytes and write flag bit, IIC_RW = 1, indicates that the host reads the slave. The slave automatically compares with its own address after receiving the address byte. Status bit IIC_RW set. As shown by the dotted line b. Set IIC_RW after the falling edge of the ninth clock if the address matches.


An interrupt signal INT_IIC is generated after the falling edge of the ninth clock. As shown by the dotted line c. Ballast the data in IICBUFFER to IICBUF, IIC is set to clear, as shown by the dotted line d, and the highest bit is sent to the bus. After the eighth clock, one byte of data is sent, IIC_BF is set to clear; At the same time, the address data flag will also be set, indicating the currently transmitted byte data.

As shown by the dotted line e. An interrupt signal INT_IIC is generated after the falling edge of the ninth clock. If the host needs to read the slave, the host replies with a valid acknowledge bit ACK and continues to communicate. If the data require by the host has been read, the host replies with an invalid response NACK, and then sends a stop signal IIC_STOP to stop the communication. This should be noted in the application. When the NACK is detected, the read/write flag IIC_RW is

cleared by hardware. As shown by the dotted line f. If the host sends a NACK, the slave SCLen will not be automatically pulled low.

Finally, the host sends a stop signal IIC_STOP after reading all the data, indicating the end of the communication. When the IIC_STOP signal is detected the status bit IIC_STOP is set and IIC_START is cleared. Release IIC bus. As shown by the dotted line g. The bus enters the idle state.

IIC host read pull low timing diagram



IIC host read pull low clock line diagram

As shown in the above figure, the schematic diagram of the clock line is not pulled when the host reads.

First the host sends a start signal IIC_START, marking the beginning of communication. As shown by the dotted line a. The internal circuit detects the IIC_START signal timing and sets the status flag IIC_START.

Then the host sends the address byte after the IIC_START signal. IIC_RW = 1, indicates that the host reads the slave. Status bit IIC_RW set. As shown by the dotted line b. Will not be set if the addresses do not match.


An interrupt signal INT_IIC is generated after the falling edge of the ninth clock. As shown by the dotted line c. SCLen will also be automatically pulled low by the hardware after the falling edge of the ninth clock. This period is used to process or prepare data from the slave, then write the prepared data to IICBUF, set SCLen in software, and release the clock line. As shown by the dotted line d. In writing the data to the IIC, the IIC will be set, indicating that the IIC is full at this time. As shown by the dotted line e.

After the master detects that the slave releases the SCL, it continues to send the synchronous clock and read the slave data. After the falling edge of the 8th clock, one byte of data has been sent and IIC_BF cleared; At the same time, the address data flag will also be set, indicating the currently transmitted byte data. As shown by the dotted line f.

An interrupt signal INT_IIC is generated after the falling edge of the ninth clock. If the host needs to continue to read the slave, the host replies with a valid acknowledge bit ACK and continues to communicate; If the data require by the host has been read, the host replies with an invalid response NACK, and then sends a stop signal IIC_STOP to stop the communication. When the NACK is detected, the read/write flag IIC_RW is cleared by hardware. As shown by the dotted line g.


Finally, the host sends a stop signal IIC_STOP after reading all the data, indicating the end of the communication. When the IIC_STOP signal is detected the status bit IIC_STOP is set and IIC_START is cleared. Release IIC bus. As shown by the dotted line h. The bus enters the idle state.

IIC host read data diagram



PS: T_delay: Reserve slave interrupt time, generally 60us~300us, if the slave IIC interrupts the service processing time at100us, suggest T_delay>200us.

IIC host write data diagram



PS: T_delay: Reserve slave interrupt time, generally 60us~300us, if the slave IIC interrupts the service processing time at100us, suggest T_delay>200us .

At the eighth clock slave send ack, IIC interrupt occurs at the ninth clock fulling edge. It is recommended that the host delay 60us~300us when the ninth clock fulling edge is sent. Reserve the

slave IIC interrupt service data preparation time, and then send the clock signal.

Note: When IIC communication $\geq 100K$, it is recommended that the system clock is 6MHz.

9.2. IIC Register

SFR register				
Address	Name	RW	Reset value	Description function
0xE3	IICADD	RW	0x00	IIC address register
0xE4	IICBUF	RW	0x00	IIC transmit receive data register
0xE5	IICCON	RW	0x10	IIC configuration register
0xE6	IEN1	RW	0x00	Interrupt enable register 1
0xE8	IICSTAT	RO/RW	0x44	IIC status register
0xE9	IICBUFFER	RW	0x00	IIC transmit and receive data buffer register
0xF1	IRCON1	RW	0x00	Interrupt flag register 1
0xF2	PERIPH_IO_SEL	RW	0x40	IIC /INT function control register
0xF6	IPL1	RW	0x00	Interrupt priority register 1

IIC registers list

9.2.1. IIC Address Register

IICADD (E3H) IIC address register

Bit number	7	6	5	4	3	2	1	0
Symbol	IICADD[7:1]							-
R/W	R/W							-
Reset value	0							-

Bit number	Bit symbol	Description
7~1	IICADD[7:1]	IIC address register

9.2.2. IICSTAT Register

The IIC status register is used to reflect the status in the communication process and can be inquired by the user. Bit0 and Bit1 are readable and writable, and the other bits are read-only.

IICSTAT (E8H) IIC status register

Bit number	7	6	5	4
Symbol	IIC_START	IIC_STOP	IIC_RW	IIC_AD
R/W	R	R	R	R
Reset value	0	1	0	0
Bit number	3	2	1	0
Symbol	IIC_BF	IIC_ACK	IIC_WCOL	IIC_RECOV
R/W	R	R	R/W	R/W
Reset value	0	1	0	0

Bit number	Bit symbol	Description
7	IIC_START	Start signal flag 1: start bit detected; 0: no start bit detected
6	IIC_STOP	Stop signal flag 1: stop status detected; 0: no stop status detected
5	IIC_RW	Read and write flag. Record the read/write information obtained from the address byte after the last address match. 1: read; 0: write.
4	IIC_AD	Address data flag 1: The most recently received or sent byte is data; 0: The most recently received or sent byte is address
3	IIC_BF	IICBUF full flag. Received in IIC bus mode: 1: received successfully, buffer is full; 0: received successfully, buffer is empty. Send in IIC bus mode 1: data transmission is in progress (does not include the acknowledge bit and the stop bit), buffer is full; 0: data transmission has been completed (does not include the acknowledge bit and the stop bit), buffer is empty.
2	IIC_ACK	Answer flag 1: invalid response signal; 0: effective response signal.

1	IIC_WCOL	<p>Write conflict flag.</p> <p>1: when the IIC is transmitting the current data, the new data is attempted to be written to the transmit buffer; new data cannot be written to the buffer.</p> <p>0: no write conflict</p>
0	IIC_RECOV	<p>Receive overflow flag bit</p> <p>1: When the previous data received by the IIC has not been taken, new data is received, the new data cannot be received by the buffer.</p> <p>0: no receive overflow.</p>

IIC_START: Start signal status bit, IIC_START is set when the start signal is detected, indicating that the bus is busy.

IIC_STOP: Stop signal status bit, IIC_STOP is set when the stop signal is detected, indicating that the bus is idle. When the start signal is detected, the hardware is cleared, indicating that communication begins.

IIC_AD: Address data flag. It indicates whether the byte currently received or sent is an address or data. IIC_AD = 0, flag is currently received or sent byte is the address; IIC_AD = 1 flag is currently received or sent byte is the data; Start signal, stop signal, non-response signal have no effect on this status bit. This status bit change occurs on the falling edge of the eighth clock.

IIC_RW: Read and write flag. The flag bit is recorded the read and write information bits obtained from the address is matched. IIC_RW = 1 means the host reads the slave. RW = 0 means the host writes the slave. Start signal, stop signal, non-answer signal (NACK) is cleared IIC_RW. This status bit change occurs on the falling edge of the ninth clock.

IIC_BF: BUFFER full flag. It indicates that the transceiver buffer is currently full or empty. IIC_BF=0 indicates that the buffer does not receive data and the buffer is empty; IIC_BF=1 indicates that the buffer receive data and the buffer is full. This status bit can only be set and cleared indirectly, not directly.

Address matching and IIC_RW=0, IIC_BF will be set after the falling edge of the eighth clock, indicating that the IICBUF has received the data. The IICBUF should be read during the execution of the interrupt routine, and the read IICBUF will indirectly clear the BF flag. If the host does not read IICBUF and the host continues to send data, a receive overflow will occur. Although the slave still receives the host to send data and is ballasted to the IICBUF.

IIC_RW=1 indicates the operation of the master to read the slave, the slave operation needs to write data to the IICBUF, and the slave writes IICBUF operation to set the IICBUF. The software then sets SCLEN to release the clock line; The host The host sends the synchronous clock. After the 8th clock is passed, the IICBUF is cleared by hardware after the data in the IICBUF is sent out.

IIC_ACK: Answer flag. Regardless of whether the host is a read or write operation, the slave samples the data line from the rising edge of the ninth clock and records the response information. The acknowledge bits are divided into a valid acknowledgment ACK and a non-valid acknowledgement bit NACK. That is to say, the rising edge of the ninth clock samples the data to 0, indicating that the ACK is valid, and the IIC_ACK is cleared. If data 1 is sampled, NACK is set,

indicating non-response. After the non-acknowledgment signal, the host will send a stop signal to announce the end of the communication. The start signal will clear this status bit.

IIC_WCOL: Write conflict flag. IICBUF only when IIC_RW=1, RD_SCL_EN=1 and SCLEN=0 can be written by the CPU. Any other attempt to write to IICBUF is forbidden. If the above conditions are not met, the write IICBUF operation occurs. Then the data will not be written to IICBUF, and the conflict flag IIC_WCOL will be set. This flag needs to be cleared by software.

IIC_RECOV: Receive overflow flag. In the case of IICBUF full, that is, in the case of data in the IICBUF. If IIC received new data, it will receive overflow and IIC RECOV will set. At the same time, the data in the IICBUF will not be updated, and the newly received data will be lost. This status bit also requires software to clear, otherwise it will affect the subsequent communication. This kind of situation will only appear in IICRW=0. BF=1, and the CPU will appear when it does not read IICBUF.

9.2.3. IICCON Register

The IICCON register is used to control the communication operation.

IICCON (E5H) IIC configuration register

Bit number	7	6	5	4
Symbol	–	–	IIC_RST	RD_SCL_EN
R/W	–	–	R/W	R/W
Reset value	–	–	0	1
Bit number	3	2	1	0
Symbol	WR_SCL_EN	SCLEN	SR	IIC_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7~6	--	Reserved
5	IIC_RST	IIC module reset signal 1: IIC module reset operation 0: IIC module works properly
4	RD_SCL_EN	Host read pull low clock line control bit. 1: enable the host to read and pull the low clock line function; 0: disable the host to read and pull the low clock line function.
3	WR_SCL_EN	Host write pull low clock line control bit. 1: enable the host to write and pull the low clock line function; 0: disable the host to write and pull the low clock line function.
2	SCLEN	IIC clock enable bit 1: clock work properly 0: pull down the clock line.

1	SR	<p>IIC conversion rate control bit</p> <p>1: Conversion rate control is turned off to adapt to the standard speed mode (100K);</p> <p>0: Conversion rate control is enabled to adapt to fast speed mode (400K)</p>
0	IIC_EN	<p>IIC work enable bit</p> <p>1: IIC normal work;</p> <p>0: IIC not work</p>

The role is describle in detail below:

IICEN is module enable signal, when IICEN=1, the circuit works.

SR is the conversion rate control bit, SR=1 conversion ratecontrol off, port adapted to 100Kbps communication.

SCLEN is clock enable control bit, although the slave cannot generate the communication clock, the slave can extend the low time of the clock according to the protocol. SCLEN=0, clock line is locked at low level; SCLEN=1, release clock line. The premise of extending the low level of the clock is IICEN=1, otherwise the internal circuit will not have any effect on the IIC bus. SCLEN is often used to extend low time and make the host enter the wait state, so that the slave has enough time to process the data.

WR_SCL_EN is write low line control bit. When it is 1 to enable the interrupt to pull down the clock line, when it is 0, it does not enable the interrupt to pull down the clock line.

IIC_RW=0, according to the communication rate of the host and the time of processing the interrupt, it is determind whether to lower the clock line, that is, configure the WR_SCL_EN bit.

When the CPU can process the interrupt and exit the interrupt within 8 IIC clocks.

WR_SCL_EN=0 disable pull down the clock clock line function. At this time, the hardware will not automatically pull down the clock line when the interrupt arrives. When the CPU cannot process the interrupt and exit in the 8 IIC clocks, WR_SCL_EN=1 enables the clock line to be pulled down. At this point, the hardware automatically pulls down the clock line when the interrupt arrives, forcing the host to enter the wait state. When the data written to the IIC is read by the CPU, the software sets SCLEN.

RD_SCL_EN is read low line control bit. When it is 1 to enable the interrupt to pull down the clock line, when it is 0, it does not enable the interrupt to pull down the clock line.

RD_SCL_EN=1, when the slave receives the address byte or sends one byte and the host sends, SCLEN will be automatically pulled low by hardware, forcing the host to the enter the wait state. The release the IIC clock from the slave, the following two operations arerequired: first write the data to be sent to the IIC, set the software in IICBUF in SCLEN. The purpose of this design is to ensure that the data to be sent has been written in the IICBUF before the SCL is pulled high.

RD_SCL_EN=0, when the slave receives the address byte or sends one byte and the host sends an ACK, the slave immediately polls the data prepared in the IICBUFFER register to the transmit buffer register and then to the data line. Therefore, in order to ensure that data transmitted each time is correct, IICBUFFER prepares the next data to be sent in the interrupt service routine. The data

received by the host is the last interrupted data, and the first time the data is received is ready for initialization.

Note: When you need to pull down the clock line, that is, WR_SCL_EN/RD_SCL_EN=1. Software should turn off the clock line until the last Byte data is sent and received. That is, WR_SCL_EN/RD_SCL_EN=0, the software should turn on the write low pull clock line before sending and receiving the last Byte data. This kind of operation can be self-regulated according to whether the host is software or hardware.

IIC_RST is IIC module control enable bit, enable the IIC module reset function for 1 and disable the IIC module reset function when 0. Pay attention to configuration 1 reset IIC module all DFF triggers. The reset terminal of IIC_RST is global reset, and the other reset terminal are iic_rst_n. All iic_rst writes 0 first, then operate other register configurations.

9.2.4. IICBUF Register

The IICBUF register is used to control the communication operation.

IICBUF (E4H) IIC transmit and receive data register

Bit number	7	6	5	4	3	2	1	0
Symbol	IICBUF							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	IICBUF	IIC transmit and receive data buffer

The specific application process is as follows:

In the send state, after the data is ballasted into the IICBUF, under the synchronous clock of the host. The data is sequentially shifted and sent out, the high position is in front. After 8 clocks, one byte is sent.

In the receive state, after the host's 8 clocks have passed, the data is written to the BUF. After the 9th clock, an interrupt is generated, telling the CPU to read the data in the IICBUF.

Writing data to IICBUF is conditional, when RD_SCL_EN=1, only IIC_RW=1, and SCLLEN=0 can write data into IICBUF; Otherwise, the operation of writing IICBUF is prohibited. That is to say, if the condition is not satisfied, the operation of writing IICBUF cannot be successful, and the data cannot be written. IICBUF data will not change, but will also cause write conflicts.

For example: IICBUF already has been 55h. In case the condition of writing IICBUF is not satisfied, we want to write data 00h into IICBUF. The result is that the data in IICBUF is still 55h, and the write conflict flag IIC_WCOL is set to tell the user that the operation is abnormal.

When RD_SCL_EN=0, the data to be the slave is the value of the ballast IICBUFFER register when the interrupt signal is generated.

9.2.5. IICBUFFER Register

IICBUFFER (E9H) IIC transmit and receive data buffer register

Bit number	7	6	5	4	3	2	1	0
Symbol	IICBUFFER							
R/W	R/W							
Reset value	0							

The specific application process is as follows:

When RD_SCL_EN=0, and the host reads the data, the data in the IICBUFFER is sent to the slave transmit buffer register after the two clks after the interrupt is generated, and the data is sent as slave. Therefore, the data in the IICBUFFER should be prepared before the interrupt is generated. Generally, it is ready in the service routine. Device address generation interrupts send data to prepare for initialization.

9.2.6. Interrupt Register

IEN1 (E6H) Interrupt enable register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	EX7	EX6	EX5	EX4	EX3	EX2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
3	EX3	IIC interrupt enable 1: interrupt enable; 0: interrupt disable

IRCON1 (F1H) Interrupt flag register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IE7	IE6	IE5	IE4	IE3	IE2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
3	IE3	IIC interrupt flag 1: There is a IIC interrupt flag; 0: No IIC interrupt flag

IPL1 (F6H) Interrupt priority register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IPL1.7	IPL1.6	IPL1.5	IPL1.4	IPL1.3	IPL1.2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
3	IPL1.3	IIC interrupt priority. 0: low priority; 1: high priority


9.2.7. IIC Function Control Register

PERIPH_IO_SEL (F2H) IIC /INT function control register

Bit number	7	6	5	4	3
Symbol	-	IIC_AFIL_SEL	IIC_DFIL_SEL	IIC_IO_SEL	
R/W	-	R/W	R/W	R/W	R/W
Reset value	-	1	0	0	0
Bit number	2	1	0	/	
Symbol	INT2_IO_SEL	INT1_IO_SEL	INT0_IO_SEL	/	
R/W	R/W	R/W	R/W		
Reset value	0	0	0		

Bit number	Bit symbol	Description
6	IIC_AFIL_SEL	IIC port analog filter selection enable 1: select analog filter function; 0: do not select analog filter function.
5	IIC_DFIL_SEL	IIC port digital filter selection enable. 1: select digital filter function; 0: do not select digital filter function.
4~3	IIC_IO_SEL	IIC select enable 0: PA0/PA1 select IIC function; 1: PB5/PC0 select IIC function; 2: PA1/PD6 select IIC function (When PB5/PC0 is used as IIC port, there is no SR control function, automatic logic control becomes open-drain output, when PB5/PC0 is used as GPIO, there is no open-drain output function)

9.3. IIC Configure Process



IIC configure process

Notes: IIC bus pull-up resistor 4.7k~10k, ground filter capacitor 10pF~ 100pF close to the lead chip.

10. UART

There are 2 UART modules in the BF7613BMXX-XJLX series. UART0 supports 5 IO port mapping, and UART1 supports 4 channels. Only one set of mapping can be mapped at the same time. UART module interface characteristics:

- Support full-duplex, half-duplex serial
- Independent dual buffer receiver and single buffer transmitter
- Programmed baud rate (10bit analog-to digital divider)
- Interrupt-driven or polling operation:
 - send completed
 - receiving full
 - receive overflow, parity error, frame error
- Supports hardware parity production and check
- Programmable 8bit or 9bit character length
- STOP bit 1 or 2 can be selected
- Supports multiprocessor mode
- Support TXD/RXD pin position swap
- Support TXD/RXD independent enable

10.1. UART Function Description

10.1.1. Baud Rate Generation

Baud rate generation modules: Baud_Mod= {UART0/1_BDH[1:0], UART0/1_BDL}.

Baud rate calculation formula: Baud_Mod=0, does not generate baud rate clock. When Baud_Mod=1~1023, UART0 baud rate = BUSCLK/(16x Baud_Mod).

The BUSCLK uses the divided clock of the system clock source, fixed to 24M. Each time the baud rate register is configured, the internal counter is cleared and the baud rate signal is regenerated. Communication requires the transmitter and receiver to use the same baud rate. Baud rate deviation range allowed by communication: $8/(11*16)=4.5\%$.

10.1.2. Transmitter Function

Send data flow: Transmitted by writing UART0/1_BUF data, sending stop bit after sending stop bit. Software clear interrupt flag and waits for the next write. The transmitter output pin (TXD) idle state defaults to a logic high state. The entire transmission process must be performed when the module is enabled.

By writing data to the data register (UART0/1_BUF), save the data directly to the send data buffer and start the send process. The data buffer is locked during the subsequent complete transmission. The configuration write data register UART0/1_BUF and T8 is invalid. After the stop bit is sent, writing to UART0/1_BUF again will restart the new transmission.

The serial component of the serial transmitter has a length of 10/11/12 (depending on the setting in the data_mode control bit) transmit shift register. If data_mode=0, select normal 8bit data mode. In the 8bit data mode, there is 1 start bit in the shift register, 8 data bits and 1/2 stop bits. Send and receive are small endian mode (LSB first).

10.1.3. Receiver Function

The receiver is enabled by setting the receive enable bit in UART0/1_CON1. The entire receiving process must be performed when the module is enabled.

Receiving data flow: receive data at any time with the reception enable enabled. After receiving the stop bit, set the middle segment and the software clears the interrupt flag.

Currently acceptly data will detect wit, detect receive overflow, frame error, parity error three errors. Software clearance mark required. It is recommended to read the status flag and read the data buf after receiving the receive interrupt. Finally, the received data status flags are cleared.

Data character is started by logic 0, 8 or 9 data bit (LSB send first) and stop bits (1bit) of logic 1. After receiving the stop bit to the shifter, if the receive data shift register is not full (RI0/1=0), data characters are transferred to the receive data register, setting the receive data register full (RI0/1=1) status flag. If the rx_full_if of the receive data register is already set at this time, set the overflow (UART0/1_RO) status flag, the new data will be lost. Because the receiver is double

buffered, after setting rx_full_if, program has a full character time for reading before reading the data of the receive data buffer to avoid receiver overflow.

When the program detects that the receive data register is full (RI0/1=1), it acquires data from the receive data register by reading UART0/1_BUF.

10.1.4. Receiver Sampling Method

The receiver uses with a 16x baud rate clock for sampling. The receiver searches for falling edge on the RXD serial data input pin by extracting the logic level samples at 16x baud rate. The falling edge is defined as the logic 0 level after 3 consecutive logic 1 samples. The 16x baud rate clock is used to divide the bit time into 16 segments, labeled RT1 and RT16 respectively.

The receiver then samples at each bit time of RT8, RT9 and RT10, including the start and stop bits to determine the logic level of the bit. The logic level is the logic level of most samples advanced during the bit time period. When the falling edge is located, the logic level is 0 to ensure that this is the true starting bit, not the noise. If at least two of the three samples are 0, the receiver assumes that it is synchronized with the receiver character. Start shifting to receive the following data, if the above conditions are not met, exit the state machine and return to the waiting for falling edge state.

The falling edge detection logic constantly looks for the falling edge. If an edge is detected, the sample clock resynchronizes the bit time. This improves the reliability of the receiver when noise or mismatch in baud rate occurs.

10.1.5. Multiprocessor Mode

Multiprocessor mode, only works in 9-bit mode, when the received UART0/1_R8 bit=1, the receive interrupt is set, otherwise it is not set. The role of this mechanism is to eliminate the software overhead of handing unimportant information for different receivers.

In this application system, all receivers estimate the address character (ninth bit=1) of each message. Once it is determined that the information is intended for different receivers, subsequent data characters (ninth bit=0) are not received.

Configuration process: configuring receive enable, configuring multiprocessor mode, received address data (ninth bit=1), receive and generate an interrupt. The application confirms that the addresses match, and the match configures to turn off the multiprocessor mode. All subsequent data (ninth bit=0) can be received and interrupted until the next time the address data is received, the address does not match, then the multiprocessor mode is turned on. Then all subsequent data is not received until the next address data, and then cyclically applied.

10.2. UART Related Register

SFR register				
Address	Name	RW	Reset value	Function description
0xBD	UART0_BDL	RW	0x00	UART0 Baudrate control registe
0xBE	UART0_CON1	RW	0x00	UART0 control register 1
0xBF	UART0_CON2	RW	0x0C	UART0 control register 2
0xC0	UART0_STATE	RO/RW	0x00	UART0 status flag register
0xC1	UART0_BUF	RW	0xFF	UART0 data register
0xC5	UART1_BDL	RW	0x00	UART1 baud rate control register
0xC6	UART1_CON1	RW	0x00	UART1 control register 1
0xC7	UART1_CON2	RW	0x0C	UART1 control register 2
0xC8	UART1_STATE	RO/RW	0x00	UART1 status flag register
0xC9	UART1_BUF	RW	0xFF	UART1 data register
0xE1	IRCON2	RW	0x00	Interrupt flag register 2
0xE7	IEN2	RW	0x00	Interrupt enable register 2
0xEE	UART_IO_SEL	RW	0x00	UART select enable register
0xF4	IPL2	RW	0x00	Interrupt priority register 2

UART registers list

10.3. UART Register Detailed Description

UART0_BDL (BDH) UART0 Baudrate control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Baud rate control register. Baud rate modules divisor register lower 8 bits, bandrate={UART0_BDH[1:0], UART0_BDL}, bandrate=0, does not generate baud rate clock. bandrate=1~1023, bandrate = BUSCLK/(16xbandrate)

UART0_CON1 (BEH) UART0 control register 1

Bit number	7	6	5	4
Symbol	UART0_ENABLE	TRANS_ENABLE	RECEIVE_ENABLE	MULTI_MODE
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	STOP_MODE	DATA_MODE	PARITY_EN	PARITY_SEL
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	UART0_ENABLE	Module enable. 1: module enable; 0: module off.
6	TRANS_ENABLE	Transmitter enable 1: transmitter is on; 0: transmitter is off
5	RECEIVE_ENABLE	Receiver enable. 1: receiver open; 0: receiver off.
4	MULTI_MODE	Multiprocessor communication mode. 1: mode enable; 0: mode disable.
3	STOP_MODE	Stop bit width selection. 1: 2 bit; 0: 1 bit.
2	DATA_MODE	Data mode select. 1: 9bit mode; 0: 8bit mode.
1	PARITY_EN	Parity enable. 1: parity enable; 0: parity disable.
0	PARITY_SEL	Parity select. 1: odd parity; 0: even parity.

UART0_CON2 (BFH) UART0 control register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	PAD_CHANGE	TX_EMPTY_IE	RX_FULL_IE	UART0_BDH	
R/W	-	-	-	R/W	R/W	R/W	R/W	
Reset value	-	-	-	0	1	1	0	0

Bit number	Bit symbol	Description
4	PAD_CHANGE	Txd/rxd pin interchange 1: pin interchange; 0: the pins are not interchangeable
3	TX_EMPTY_IE	Send interrupt enable. 1: interrupt enable; 0: interrupt disable (used in polling mode)
2	RX_FULL_IE	Received interrupt enable 1: interrupt enable; 0: interrupt disable (used in polling mode)
1~0	UART0_BDH	Baud rate modulus divisor register high 2bit.

UART0_STATE (COH) UART0 status flag register

Bit number	7	6	5	4
Symbol	-	UART0_R8	UART0_T8	TIO
R/W	-	R	R/W	R/W
Reset value	-	0	0	0
Bit number	3	2	1	0
Symbol	RI0	UART0_RO	UART0_F	UART0_P
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
6	UART0_R8	Receiver's ninth data, read only.
5	UART0_T8	Transmitter's ninth data, read only when parity is enabled.
4	TIO	Send interrupt flag. 1: send buffer is empty; 0: send buffer is full, software write 0 clear 0, write 1 invalid.
3	RI0	Receive interrupt flag. 1: receive buffer is full; 0: receive buffer is empty, software write 0 clear 0, write 1 invalid.
2	UART0_RO	Receive overflow flag; 1: receive overflow (lost new data); 0: no overflow, software write 0 clear 0, write 1 invalid.
1	UART0_F	Framing error flag. 1: framing error flag; 0: no framing error flag, software write 0 clear 0, write 1 invalid.

0	UART0_P	Parity error flag. 1: receiver parity error; 0: parity is correct, software write 0 clear 0, write 1 invalid.
---	---------	---

UART0_BUF (C1H) UART0 data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	FF							

Bit number	Bit symbol	Description
7~0	--	Data register Read returns read-only receive data buffer contents, write into write-only send data buffer.

UART1_BDL(C5H) UART1 baud rate control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	-	Baud rate control register The lower 8 bits of the baud rate modulus divisor register, Baud_Mod={UART1_BDH[1:0], UART1_BDL}, When Baud_Mod=0, the baud rate clock is not generated, when Baud_Mod=1~1023, the baud rate = BUSCLK/(16xBaud_Mod)

UART1_CON1 (C6H) UART1 control register 1

Bit number	7	6	5	4
Symbol	UART1_ENABLE	TRANS_ENABLE	RECEIVE_ENABLE	MULTI_MODE
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	STOP_MODE	DATA_MODE	PARITY_EN	PARITY_SEL
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	UART1_ENABLE	Module enable 1: module enable; 0: module close
6	TRANS_ENABLE	Transmitter enable 1: transmitter is on; 0: transmitter is off
5	RECEIVE_ENABLE	Receiver enable 1: receiver is on; 0: receiver is off
4	MULTI_MODE	Multiprocessor communication mode 1: mode enable; 0: mode disable
3	STOP_MODE	Stop bit width selection 1: 2 bits; 0: 1 bit
2	DATA_MODE	Data mode selection 1: 9-bit mode; 0: 8-bit mode
1	PARITY_EN	Parity check enable 1: parity check is enabled; 0: parity check is disabled
0	WAKE_SEL	Parity selection 1: odd parity; 0: even parity

UART1_CON2(C7H) UART1 control register 2

Bit number	7	6	5	4
Symbol	-	-	-	PAD_CHANGE
R/W	-	-	-	R/W
Reset value	-	-	-	0
Bit number	3	2	1	0
Symbol	TX_EMPTY_IE	RX_FULL_IE	UART1_BDH	
R/W	R/W	R/W	R/W	R/W
Reset value	1	1	0	0

Bit number	Bit symbol	Description
4	PAD_CHANGE	Txd/rxd pin interchange 1: pin interchange; 0: the pins are not interchangeable
3	TX_EMPTY_IE	Transmit interrupt enable 1: interrupt enable; 0: interrupt disabled (used in polling mode)
2	RX_FULL_IE	Receive interrupt enable 1: interrupt enable; 0: interrupt disabled (used in polling mode)
1~0	UART1_BDH	Baud rate modulus divisor register high 2 bits

UART1_STATE (C8H) UART1 status flag register

Bit number	7	6	5	4
Symbol	-	UART1_R8	UART1_T8	TI1
R/W	-	R	R/W	R/W
Reset value	-	0	0	0
Bit number	3	2	1	0
Symbol	RI1	UART1_RO	UART1_F	UART1_P
R/W	R/W	R/W	R/W	R/W

Bit number	Bit symbol	Description
6	UART1_R8	The 9th data of the receiver, read only
5	UART1_T8	The 9th data of the transmitter, read only during parity check
4	TI1	Send buffer empty interrupt flag 1: The sending buffer is empty; 0: Send buffer is full, software write 0 to clear
3	RI1	Receive interrupt flag 1: The receive buffer is full; 0: Receive buffer is empty, software write 0 to clear
2	UART1_RO	Receive overflow flag 1: Receive overflow (new data is lost); 0: No overflow, software writes 0 to clear
1	UART1_F	Frame error flag 1: A frame error is detected; 0: No frame error is detected, software writes 0 to clear
0	UART1_P	Parity error flag 1: Receiver parity error; 0: Parity check is correct, software writes 0 to clear

UART1_BUF (C9H) UART1 data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	FF							

Bit number	Bit symbol	Description
7~0	-	Read returns the contents of the read-only receive data buffer, writes to the write-only send data buffer.

IRCON2 (E1H) Interrupt flag register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IE11	IE10	IE9	IE8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
2	IE10	UART1 interrupt flag 1: There is a UART1 interrupt flag; 0: No UART1 interrupt flag
1	IE9	UART0 interrupt flag 1: There is a UART0 interrupt flag; 0: No UART0 interrupt flag

IEN2(E7H) Interrupt enable register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	EX11	EX10	EX9	EX8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
2	EX10	UART1 interrupt enable 1: interrupt enable; 0: interrupt disable
1	EX9	UART0 interrupt enable 1: interrupt enable; 0: interrupt disable

UART_IO_SEL(EEH) UART select enable register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	UART1_IO_SEL		UART0_IO_SEL		
R/W	-	-	-	R/W	R/W	R/W	R/W	R/W
Reset value	-	-	-	0	0	0	0	0

Bit number	Bit symbol	Description
4~3	UART1_IO_SEL	UART1 port selection enable 00: PB1/2 (RXD1_A/TXD1_A) port select UART1 function 01: PB6/7 (RXD1_B/TXD1_B) port selects UART1 function 10: PA3/4 (RXD1_D/TXD1_D) port select UART1 function 11: PD4/5 (RXD0_C/TXD0_C) port selects UART1 function
2~0	UART0_IO_SEL	UART0 port selection enable 000: PA0/1 (RXD0_A/TXD0_A) port selects UART0


		function 001: PB3/4 (RXD0_B/TXD0_B) port selects UART0 function 010: reserved 011: PC0/1 (RXD0_D/TXD0_D) port selects UART0 function 100: PD6/PA1 (RXD0_E/TXD0_E) port select UART0 function 101: PD7/PA0 (RXD0_F/TXD0_F) port select UART0 function
--	--	---

IPL2 (F4H) Interrupt priority register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IPL2.3	IPL2.2	IPL2.1	IPL2.0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
7~4	--	Reserved
2	IPL2.2	UART1 interrupt priority. 0: low priority; 1: high priority
1	IPL2.1	UART0 interrupt priority. 0: low priority; 1: high priority

10.4. UART Configuration Process



UART initial configuration process

UART suggested application process:

1. Configuration module enable, receive enable, mode select: UART0_CON1;
2. Configure baudrate, open interrupt enable: UART0_BDL, UART0_CON2;
3. Write UART0_BF starts to send data, after detecting the transmission interrupt, clear the interrupt flag TI0;
4. Receive interrupt detected, first read status UART0_STATE. Then read R8 and UART0_BUF, finally clear the receive status flag (UART0_STAT[3:0] = B0000). One receiving process is completed, waiting for the next receiving interrupt;
5. If the configuration interrupt is not enabled, the program executes the UART0 function. Also read the status flag first, then read UART0_R8 and UART0_BUF, and finally clear the status flag.
6. Interrupt flag clear operation. In full-duplex operation, clear flag bit operation requires a valid interrupt bit to be written 0, and other interrupt bits to be written as 1 (write 1 as invalid operation), otherwise it is easy to operate incorrectly. For example: when the send interrupt is valid, you need to write UART0_STATE = 0x0F; (configuration UART0_STATE[0:3] = 0x0F, UART0_R8 write is invalid, UART0_T8 needs to configure valid transmit data when it is in 9

bit mode and does not have parity).

7. 8 bit mode: Parity enable is valid.

9 bit mode: When the parity bit is enabled, when the parity bit calculated by the ninth bit is not enable, the ninth bit is the UART0_T8 written in. Only send interrupts and receive interrupts. The error flag only marks the error detection of the current data, and only the corresponding bit writes 0 clear, do not jump out of error interrupt. The transmit interrupt is set after the stop bit is sent, and the software clears it. The receive interrupt is set after the stop bit is sent, and the software clears it.

Multiprocessor mode: Only works in 9 bit mode, received UART0_R8= 1, receive interrupt is set, otherwise it is not set. When using multiprocessor mode, configuring receive enable and multiprocessor mode. Receive address data (the ninth bit=1) and generate an interrupt, confirm that the address matches. Matching configures the multiprocessor mode to be turned off, and all subsequent data (the ninth bit = 0) can be interrupted by the received interrupt, until the next time data is received. If the address do not match, the multiprocessor mode is turned on, and all subsequent data is not received until the next address data.

Hardware response: Send data is opened by the value written to UART0_BUF. The interrupt flag is sent after the stop bit is sent. The software clears the interrupt flag and waits for the next write. The receive data receives data at any time when the receiving enable is effective. Set receive interrupt after receiving stop bit, software clear interrupt flag. The currently received data has a detection mechanism that can detect three errors of receive overflow, frame error, and parity error. Both require a software clear flag. It is recommended to read the status flag after the receive interrupt and clear the receive status flag UART0_STATE[0:3].

Note: The mapping synchronization output function is not supported.

11. PWM

11.1. PWM0 Function Description

PWM0 Function Description:

- The clock source is the fixed clock SYS_CLK_24M;
- Support up to 4 channels, each channel is individually enabled
- 16bit counter;
- Configurable counting period, adjustable duty cycle of each channel;
- PWM output waveform polarity can be configured;
- Select the output channel through the PWM0_IO_SEL register
- Support common frequencies: 38kHz (infrared application), 1.7/2.3/3.0MHz (atomization frequency chasing application)

The PWM0 module supports 4 channels. Each channel can be individually controlled and enabled, sharing a 16-bit counter. The counting clock is 24MHz and the system clock is synchronized. The period of the PWM0 signal is determined by the value of the period configuration register (PWM0_MOD), the duty cycle is determined by the setting in the channel register (PWM0_CHn_CNT), the polarity of the PWM0 signal is determined by the setting in the PWM0_CH_CTRL control bit, 0% and 100% Space ratios are all possible.


Pulse width = (PWM0_CHn_CNT)

Cycle = (PWM0_MOD+1)

Duty cycle = pulse width/period

PWM0 counter counts up from 0x0000, when PWM0_CHn_CNT is counted, the output is inverted. This time is the pulse width. Continue counting until the count overflows at PWM0_MOD+1. If PWM0_CH0_POLA_SEL=0, PWM0 signal enters high state when output is flipped. If PWM0_CH0_POLA_SEL=1, PWM0 signal enters high state when output is overflows.

When channel count register (PWM0_CHn_CNT) is set 0x0000, the duty cycle is 0. When channel count register (PWM0_CHn_CNT) is set to a value greater than the value set by the period configuration register (PWM0_MOD) to achieve a 100% duty cycle. The counter is automatically reloaded and will not stop by itself until the register PWM0 is enabled to stop and the counter is cleared.



(PWM0_CH0_CNT=5, PWM0_MOD=10, duty_cycle=5/11)

11.2. PWM1/2 Function Description

PWM1/2 features are as follows:

- ◆ The clock source is the fixed clock SYS_CLK_24M;
- ◆ Support 2 channels, each channel is individually enabled;
- ◆ 16-bit counter;
- ◆ Configurable counting period, adjustable duty cycle of each channel;
- ◆ PWM output waveform polarity can be configured
- ◆ Support common frequencies: 38kHz (infrared application), 1.7/2.3/3.0MHz (atomization frequency chasing application)

The PWM1/2 module supports 2 channels. Each channel can be individually controlled and enabled, sharing a 16-bit counter. The counting clock is 24MHz and the system clock is synchronized. The period of the PWM1/2 signal is determined by the value of the period configuration register (PWM_MOD), the duty cycle is determined by the setting in the channel register (PWM_CHn_CNT), and the polarity of the PWM signal is determined by the setting in the PWM_CH_CTRL control bit, 0% and 100% All duty cycles are possible.

$$\text{Pulse width} = (\text{PWM1/2_CHn_CNT})$$

$$\text{Cycle} = (\text{PWM1/2_MOD} + 1)$$


$$\text{Duty cycle} = \text{pulse width} / \text{period}$$

The PWM1/2 counter starts counting up from 0x0000. When PWM1/2_CHn_CNT is counted, the output flips. This period of time is the pulse width. Continue counting until the count overflows when PWM1/2_MOD+1 is counted.

For example: if PWM1_CH0_POLA_SEL=0, the PWM1 signal enters the low state when the

output is inverted, and the PWM1 signal enters the high state when the count overflows. If PWM1_CH0_POLA_SEL=1, the PWM1 signal enters the high state when the output is inverted, and the PWM1 signal enters the low state when the count overflows.

When the channel count register (PWM1/2_CHn_CNT) is set to 0x0000, the duty cycle is 0%; when the channel count register (PWM1/2_CHn_CNT) is set to be greater than the value set by the period configuration register (PWM1/2_MOD), it can achieve 100% Duty cycle. The counter is automatically reloaded and will not stop by itself. It will not stop until the PWM1/2 register is enabled and closed, and the counter is cleared. If PWM1/2_MOD is configured as 0, the waveform outputs 0.



PWM1/2 output waveform
PWM_CH0_CNT=5, PWM_MOD=10, duty_cycle=5/11

11.3. PWM Related Registers

SFR register				
address	name	R/W	Reset value	Description
0x99	PWM1_CH0_CNT_L	RW	0x00	PWM1 channel 0 count value configuration register low 8 bits
0x9A	PWM1_CH0_CNT_H	RW	0x00	PWM1 channel 0 count value configuration register high 8 bits
0x9B	PWM1_CH1_CNT_L	RW	0x00	PWM1 channel 1 count value configuration register low 8 bits
0x9C	PWM1_CH1_CNT_H	RW	0x00	PWM1 channel 1 count value configuration register high 8 bits
0x9D	PWM2_CH0_CNT_L	RW	0x00	PWM2 channel 0 count value configuration register low 8 bits
0x9E	PWM2_CH0_CNT_H	RW	0x00	PWM2 channel 0 count value configuration register high 8 bits
0x9F	PWM2_CH1_CNT_L	RW	0x00	PWM2 channel 1 count value configuration register low 8 bits
0xA1	PWM2_CH1_CNT_H	RW	0x00	PWM2 channel 1 count value configuration register high 8 bits
0xA2	PWM_EN	RW	0x00	PWM control register
0xA3	PWM0_CH_CTRL	RW	0x00	PWM0 control register
0xA4	PWM0_CH0_CNT_L	RW	0x00	PWM0 channel 0 count value configuration register low 8 bits
0xA5	PWM0_CH0_CNT_H	RW	0x00	PWM0 channel 0 count value configuration register high 8 bits
0xA6	PWM0_CH1_CNT_L	RW	0x00	PWM0 channel 1 count value configuration register low 8 bits
0xA7	PWM0_CH1_CNT_H	RW	0x00	PWM0 channel 1 count value configuration register high 8 bits
0xA9	PWM0_CH2_CNT_L	RW	0x00	PWM0 channel 2 count value configuration register low 8 bits
0xAA	PWM0_CH2_CNT_H	RW	0x00	PWM0 channel 2 count value configuration register high 8 bits
0xAB	PWM0_CH3_CNT_L	RW	0x00	PWM0 channel 3 count value configuration register low 8 bits
0xAC	PWM0_CH3_CNT_H	RW	0x00	PWM0 channel 3 count value configuration register high 8 bits
0xAD	PWM0_MOD_L	RW	0x00	PWM0 cycle configuration register low 8 bits
0xAE	PWM0_MOD_H	RW	0x00	PWM0 cycle configuration register high 8 bits

0xBB	PWM1_MOD_L	RW	0x00	PWM1 period configuration register low 8 bits
0xBC	PWM1_MOD_H	RW	0x00	PWM1 period configuration register high 8 bits
0xC2	PWM2_MOD_L	RW	0x00	PWM2 period configuration register low 8 bits
0xC3	PWM2_MOD_H	RW	0x00	PWM2 period configuration register high 8 bits
0xC4	PWMX_CH_CTRL	RW	0x00	PWMX control register

PWM registers list

Secondary bus register				
address	name	R/W	Reset value	Description
0x2D	PWM0_IO_SEL	RW	0x00	PWM0 port selection register

NOTE:

PWM2---channel 0: PWM2_A; channel 1: PWM2_B;

PWM1---channel 0: PWM1_A; channel 1: PWM1_B;

PWM0---channel 0: PWM0_A/A1; channel 1: PWM0_B/B1;

PWM0---channel 2: PWM0_C/C1; channel 3: PWM0_D/D1;

11.4. PWM Register Detailed Description

PWM1_CH0_CNT_L (99H) PWM1 channel 0 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_CH0_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_CH0_CNT_L	PWM1 channel 0 count value configuration register low 8 bits. Configure the PWM output duty cycle

PWM1_CH0_CNT_H (9AH) PWM1 channel 0 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_CH0_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_CH0_CNT_H	PWM1 channel 0 count value configuration register high 8 bits. Configure the PWM output duty cycle

PWM1_CH1_CNT_L (9BH) PWM1 channel 1 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_CH1_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_CH1_CNT_L	PWM1 channel 1 count value configuration register low 8 bits. Configure the PWM output duty cycle

PWM1_CH1_CNT_H (9CH) PWM1 channel 1 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_CH1_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_CH1_CNT_H	PWM1 channel 1 count value configuration register high 8 bits. Configure the PWM output duty cycle

PWM2_CH0_CNT_L (9DH) PWM2 channel 0 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_CH0_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_CH0_CNT_L	PWM2 channel 0 count value configuration register low 8 bits. Configure the PWM output duty cycle

PWM2_CH0_CNT_H (9EH) PWM2 channel 0 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_CH0_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_CH0_CNT_H	PWM2 channel 0 count value configuration register high 8 bits. Configure the PWM output duty cycle

PWM2_CH1_CNT_L (9FH) PWM2 channel 1 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_CH1_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_CH1_CNT_L	PWM2 channel 1 count value configuration register low 8 bits. Configure the PWM output duty cycle

PWM2_CH1_CNT_H (A1H) PWM2 channel 1 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_CH1_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_CH1_CNT_H	PWM2 channel 1 count value configuration register high 8 bits. Configure the PWM output duty cycle

PWM_EN (A2H) PWM control register

Bit number	7	6	5	4
Symbol	PWM2_CH1_CMOD	PWM1_CH1_CMOD	PWM0_CH3_CMOD	PWM0_CH2_CMOD
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	PWM0_CH1_CMOD	PWM2_EN	PWM1_EN	PWM0_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	PWM2_CH1_CMOD	PWM2 channel 1 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
6	PWM1_CH1_CMOD	PWM1 channel 1 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
5	PWM0_CH3_CMOD	PWM0 channel 3 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
4	PWM0_CH2_CMOD	PWM0 channel 2 duty cycle mode select register 1: select channel 0 duty cycle

		0: select its own channel duty cycle
3	PWM0_CH1_CM0D	PWM0 channel 1 duty cycle mode select register 1: select channel 0 duty cycle 0: select its own channel duty cycle
2	PWM2_EN	PWM2 module enable register 1: enable; 0: not enable
1	PWM1_EN	PWM1 module enable register 1: enable; 0: not enable
0	PWM0_EN	PWM0 module enable register 1: enable; 0: not enable

Module enable register, channel duty cycle and cycle register can be configured only when PWM_x_EN=1 (x=0/1/2). When the cycle register is finally configured, the counter starts counting. When PWM_x_EN=0 is configured, the timing is reset, the count value stops counting, and the PWM waveform output of all channels is 0.

PWM0_CH_x_CM0D is the duty cycle selection register for configuring channels 1/2/3. PWM0_CH_x_CM0D = 0 is its own corresponding duty cycle register configuration. When PWM0_CH_x_CM0D = 1, select the channel 0 duty cycle configuration. This configuration can output the same waveform as the channel 0 duty cycle and cycle. If the polarity configuration is the same as channel 0 On the contrary, a completely complementary waveform can be output.

PWM0_CH_CTRL (A3H) PWM0 control register

Bit number	7	6	5	4
Symbol	PWM0_CH3_POLA_SEL	PWM0_CH2_POLA_SEL	PWM0_CH1_POLA_SEL	PWM0_CH0_POLA_SEL
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	PWM0_CH3_EN	PWM0_CH2_EN	PWM0_CH1_EN	PWM0_CH0_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	PWM0_CH3_POLA_SEL	Channel 3 polarity selection ch3_pola_sel 1: count value overflow makes the output low 0: count value overflow makes the output high
6	PWM0_CH2_POLA_SEL	Channel 2 polarity selection ch2_pola_sel 1: count value overflow makes the output low

		0: count value overflow makes the output high
5	PWM0_CH1_POLA_SEL	Channel 1 polarity selection ch1_pola_sel 1: count value overflow makes the output low 0: count value overflow makes the output high
4	PWM0_CH0_POLA_SEL	Channel 0 polarity selection ch0_pola_sel 1: count value overflow makes the output low 0: count value overflow makes the output high
3	PWM0_CH3_EN	Channel 3 enable ch3_en 1: enable 0: not enable
2	PWM0_CH2_EN	Channel 2 enable ch2_en 1: enable 0: not enable
1	PWM0_CH1_EN	Channel 1 enable ch1_en 1: enable 0: not enable
0	PWM0_CH0_EN	Channel 0 enable ch0_en 1: enable 0: not enable

This register contains channel enable and channel PWM0 output waveform polarity selection configuration, 4 channels are individually enabled, and the polarity of each channel is individually configurable. When CHn_EN=0, the PWM waveform of the channel is not output (n=0/1/2/3, channel 0/1/2/3). When CHn_POLA_SEL=0, the count value is counted to PWM0_CHn_CNT when the output is low, and the count overflow output is high. When CHn_POLA_SEL=1, the waveform is opposite. When the count value reaches the PWM0_CHn_CNT configuration, the output is high, and the count overflow output is low.

PWM0_CH0_CNT_L (A4H) PWM0 channel 0 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH0_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH0_CNT_L	Channel 0 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_CH0_CNT_H (A5H) PWM0 channel 0 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH0_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH0_CNT_H	Channel 0 count configuration register high 8 bits. Configure PWM output duty cycle.

PWM0 output waveform duty cycle configuration register, there are two registers PWM0_CH0_CNT_H/L to form a 16-bit configuration. When PWM0_EN=1, writing to the duty cycle register will directly update the duty cycle configuration. During the working period of the counter, writing to the duty cycle register will be latched, and the register value will be updated when the counter changes from (PWM0_MOD) to (PWM0_MOD+1), that is, the duty cycle will be updated after a complete cycle.

PWM0_CH1_CNT_L (A6H) PWM0 channel 1 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH1_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH1_CNT_L	Channel 1 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_CH1_CNT_H (A7H) PWM0 channel 1 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH1_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH1_CNT_H	Channel 1 count configuration register high 8 bits. Configure PWM output duty cycle.

PWM0_CH2_CNT_L (A9H) PWM0 channel 2 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH2_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH2_CNT_L	Channel 2 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_CH2_CNT_H (AAH) PWM0 channel 2 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH2_CNT_H							

R/W	R/W
Reset value	0

Bit number	Bit symbol	Description
7~0	PWM0_CH2_CNT_H	Channel 2 count configuration register high 8 bits. Configure PWM output duty cycle.

PWM0_CH3_CNT_L (ABH) PWM0 channel 3 count value configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH3_CNT_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH3_CNT_L	Channel 3 count configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_CH3_CNT_H (ACH) PWM0 channel 3 count value configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_CH3_CNT_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_CH3_CNT_H	Channel 3 count configuration register high 8 bits. Configure PWM output duty cycle.

PWM0_MOD_L (ADH) PWM0 cycle configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_MOD_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM0_MOD_L	PWM0 count cycle configuration register low 8 bits. Configure PWM output duty cycle.

PWM0_MOD_H (AEH) PWM0 cycle configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM0_MOD_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
------------	------------	-------------

7~0	PWM0_MOD_H	PWM0 count cycle configuration register high 8 bits. Configure PWM output duty cycle.
-----	------------	--

PWM0 waveform output cycle configuration register, there are two registers PWM0_MOD_H/L to form a 16-bit configuration, if PWM0_MOD is configured as 0, the waveform outputs 0. When PWM0_EN=1, writing the period configuration register will directly update the period configuration. During the working period of the counter, the write cycle configuration register will be latched, and the register value will be updated when the counter changes from PWM0_MOD to PWM0_MOD+1, that is, in the update cycle after a complete cycle.

PWM1_MOD_L (BBH) PWM1 counting period configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_MOD_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_MOD_L	PWM1 counting period configuration register low 8 bits Configure PWM output period

PWM1_MOD_H (BCH) PWM1 counting period configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM1_MOD_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM1_MOD_H	PWM1 counting period configuration register high 8 bits Configure PWM output period

PWM2_MOD_L (C2H) PWM2 period configuration register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_MOD_L							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_MOD_L	PWM2 period configuration register low 8 bits Configure PWM output period

PWM2_MOD_H (C3H) PWM2 counting period configuration register high 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	PWM2_MOD_H							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PWM2_MOD_H	PWM2 counting period configuration register high 8 bits Configure PWM output period

PWMX_CH_CTRL (C4H) PWMX control register

Bit number	7	6	5	4
Symbol	PWM2_CH1_POLA_SEL	PWM2_CH0_POLA_SEL	PWM2_CH1_EN	PWM2_CH0_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0
Bit number	3	2	1	0
Symbol	PWM1_CH1_POLA_SEL	PWM1_CH0_POLA_SEL	PWM1_CH1_EN	PWM1_CH0_EN
R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0

Bit number	Bit symbol	Description
7	PWM2_CH1_POLA_SEL	PWM2 channel 1 polarity selection ch1_pola_sel 1: The count value overflows and the output is low; 0: The count value overflows and the output is high
6	PWM2_CH0_POLA_SEL	PWM2 channel 0 polarity selection ch0_pola_sel 1: The count value overflows and the output is low; 0: The count value overflows and the output is high
5	PWM2_CH1_EN	PWM2 channel 1 enable ch1_en 1: enable; 0: disable
4	PWM2_CH0_EN	PWM2 channel 0 enable ch0_en 1: enable; 0: disable
3	PWM1_CH1_POLA_SEL	PWM1 channel 1 polarity selection ch1_pola_sel 1: The count value overflows and the output is low; 0: The count value overflows and the output is high
2	PWM1_CH0_POLA_SEL	PWM1 channel 0 polarity selection ch0_pola_sel 1: The count value overflows and the output is low; 0: The count value overflows and the output is high
1	PWM1_CH1_EN	PWM1 channel 1 enable ch1_en 1: enable; 0: disable
0	PWM1_CH0_EN	PWM1 channel 0 enable ch1_en 1: enable; 0: disable

This register contains channel enable and channel PWM1/2 output waveform polarity selection

configuration, 2 channels are individually enabled, and the polarity of each channel is individually configurable. When CHn_EN=0, the PWM1/2 waveform of the channel will not be output (n=0/1, channel 0/1). When CHn_POLA_SEL=0, the count value will output low when PWM1/2_CHn_CNT is configured, and the count overflow will output high. When CHn_POLA_SEL=1, the waveform is opposite. When the count value reaches the PWM1/2_CHn_CNT configuration, the output is high, and the count overflow output is low.

PWM secondary bus register:


PWM0_IO_SEL(2DH) PWM0 port selection register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
3	PWM0_CH3_SEL	PWM0 channel 3 select IO port configuration 0: PB3 port selects PWM0_CH3 function 1: PC5 port selects PWM0_CH3 function
2	PWM0_CH2_SEL	PWM0 channel 3 select IO port configuration 0: PB2 port selects PWM0_CH2 function 1: PC3 port selects PWM0_CH2 function
1	PWM0_CH1_SEL	PWM0 channel 3 select IO port configuration 0: PB1 port selects PWM0_CH1 function 1: PC0 port selects PWM0_CH1 function
0	PWM0_CH0_SEL	PWM0 channel 3 select IO port configuration 0: PB0 port selects PWM0_CH0 function 1: PB5 port selects PWM0_CH0 function

Note: PWM0 has four channels, each channel corresponds to two IO ports, but only one of them is allowed to output at the same time.

11.5. PWM Configure Process



PWM configure process

PWM0 configuration process:

1. Configure the channel control register PWM0_CH_CTRL (channel enable and polarity selection);
2. Configure the enable register PWM0_EN, configure the count register PWM0_CHn_CNT_L/H, and the period register PWM0_MOD_L/H (the last configuration) to start working.

Note:

1. The period and duty cycle registers need to be configured when PWM0_EN=1. The counting register PWM0_CHn_CNT_L/H and the period register PWM0_MOD_L/H (update the duty cycle and period) are allowed to be configured during operation, and they are allowed to be in the same cycle. Multiple channels are updated at the same time. The channel control register PWM0_CH_CTRL is not allowed to be configured during the update period. The channel control register PWM0_CH_CTRL can be changed only when PWM0_EN=0. When PWM0_EN=1, writing the count register and period configuration register will directly update the duty cycle and period. During the counter operation, the write count register and period configuration register will be latched, and the register value will be updated when the counter (PWM0_MOD) becomes (PWM0_MOD+1), that is, the duty cycle and period will be updated after a complete period.
2. The configuration process of PWM1/2 is the same as PWM0.
3. Frequency range: 370 Hz~369 kHz is recommended. When outputting the special frequency of PWM: 1.7/2.3/3.0MHz, the maximum number of stages is 14/10/8.

12. Touch Key

CSD features:

- CSD charge and discharge clock three modes are optional:
 - Fixed frequency division of the system clock 6M~369k
 - PRS 1.5M normal distribution
 - PRS 1.5M evenly distribution
- CSD count clock 24M, 12M, 6M, 4M is optional;
- Counting width 9-16 bits optional;
- Support asynchronous scanning mode;
- Support wake up in wait mode

The BF7613BMXX-XJLX implements multiple functions through a series of register. The relationship between the capacitance detection related quantity and the SFR value is as follows:

The count value is proportional to RESO, Rb resistance, PULL_I_SELA_H, and inversely proportional to VTH_SEL. In the case of ensuring complete charge and discharge, it is proportional to the charge and discharge frequency set by PRS_DIV.


Channel touch variation is proportional to RESO and Rb, and inversely proportional to VTH_SEL. In the case of ensuring complete charge and discharge. Compared with the charge and discharge frequency set by PRS_DIV and the amount of touch change.


The signal-to-noise ratio of touch is proportional to VTH_SEL and PULL_I_SELA_L, and inversely proportional to CSD_DS. When the charge and discharge are incomplete, it is inversely proportional to the charge-discharge frequency set by PRS_DIV and the signal-to-noise ratio.

The time for a signal touch key detection is related to RESO and CSD_DS.

Notes: When configuring parameters, ensure that the touch key is fully charged and discharged.

CSD module structure diagram





CSD structure diagram

12.1. Touch Key Related Register

SFR register				
Address	Name	RW	Reset value	Function description
0xCA	CSD_START	RW	0x00	CSD scan open register
0xCB	SNS_SCAN_CFG1	RW	0x00	Touch key scan configuration register 1
0xCC	SNS_SCAN_CFG2	RW	0x40	Touch key scan configuration register 2
0xCD	SNS_SCAN_CFG3	RW	0x70	Touch key scan configuration register 3
0xCE	CSD_RAWDATAL	R	0x00	CSD count value, low 8 bits
0xCF	CSD_RAWDATAH	R	0x00	CSD count value, high 8 bit
0xD1	PULL_I_SELA_L	RW	0x00	CSD pull up current source select register
0xD2	SNS_ANA_CFG	RW	0x2D	CSD scan parameter configuration register
0xD3	SNS_IO_SEL1	RW	0x00	SNS channel select register 1
0xD4	SNS_IO_SEL2	RW	0x00	SNS channel select register 2
0xD5	SNS_IO_SEL3	RW	0x00	SNS channel select register 3
0xD6	SNS_IO_SEL4	RW	0x00	SNS channel select register 4
0xE6	IEN1	RW	0x00	Interrupt enable register 1
0xF1	IRCON1	RW	0x00	Interrupt flag register 1
0xF6	IPL1	RW	0x00	Interrupt priority register 1
0xFE	PD_ANA	RW	0x0F	Module switch control register

CSD registers list

12.2. Touch Key Register Detailed Description

CSD_START(CAH) CSD scan open register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	R/W
Reset value	-	-	-	-	-	-	-	0

Bit number	Bit symbol	Description
0	--	<p>1: CSD scanning is on;0: CSD scan stops</p> <p>Write 1 in CSD_START to start scanning. After one scan, the hardware will automatically set to 0. If you want to start the next scan, you need to set it to 1 again by software; if CSD_START=0 during the scan, the scan will stop immediately, and the module will have related internal signals Reset</p> <p>Note: Must be used in accordance with the process configuration:</p>

		CSD_START=1, if interruption is detected, configure CSD_START=0. CSD_START is not allowed to be configured during scanning
--	--	--

SNS_SCAN_CFG1 (CBH) Touch key scan configuration register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	-	SW_PRE_OFF	PRS_DIV					
R/W	-	R/W	R/W					
Reset value	-	0	0					

Bit number	Bit symbol	Description
6	SW_PRE_OFF	Front-end charge and discharge clock switch control. 1: close sw_clk; 0: open sw_clk
5~0	PRS_DIV	Front-end charge and discharge clock frequency selection register: 0~61: fixed frequency: $F=F48m/2/(PRS_DIV+4)$ (6M~369K); 62: highest frequency 3M, lowest frequency 1M, center frequency 1.5M, normal distribution; 63: highest frequency 3M, lowest frequency 1M, center frequency 1.5M, evenly distributed.

SNS_SCAN_CFG2 (CCH) Touch key scan configuration register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	PULL_I_SELA_H	PARALLEL_EN	CSD_ADDR				
R/W	-	R/W	R/W	R/W				
Reset value	-	1	0	0				

Bit number	Bit symbol	Description
6	PULL_I_SELA_H	CSD pull-up current source configuration highest bit.
5	PARALLEL_EN	SNS channel shunt enable register. 1: multi-channel parallel; 0: signal channel.
4~0	CSD_ADDR	The address of the detection channel 0~29 corresponds to the channel number 0~29

SNS_SCAN_CFG3(CDH) Touch key scan configuration register 3

Bit number	7	6	5	4	3	2	1	0
Symbol	-	RESO			CSD_DS		PRE_CHRG_SEL	INIT_DISCHRG_SEL
R/W	-	R/W			R/W		R/W	R/W
Reset value	-	1	1	1	0	0	0	0

Bit number	Bit symbol	Description
6~4	RESO	Counter bit select register. 000: 9 bits; 001: 10 bits; 010: 11 bits; 011: 12bits; 100: 13 bits; 101: 14 bits; 110: 15 bits; 111: 16 bits.
3~2	CSD_DS	Count clock frequency selection register. 00: 24M; 01: 12M; 10: 6M; 11: 4M; default 0.
1	PRE_CHRG_SEL	Pre-charge time selection 0: 20μs; 1: 40μs.
0	INIT_DISCHRG_SEL	Pre-discharge time selection 0: 2μs; 1: 10μs.

CSD_RAWDATAL (CEH) CSD counter, low 8-bit

Bit number	7	6	5	4	3	2	1	0
Symbol	RAWDATA<7:0>							
R/W	R							
Reset value	0							

CSD_RAWDATAH (CFH) CSD counter, high 8-bit

Bit number	7	6	5	4	3	2	1	0
Symbol	RAWDATA<15:8>							
R/W	R							
Reset value	0							

PULL_I_SELA_L (D1H) CSD pull-up current source selection register

Bit number	7	6	5	4	3	2	1	0
Symbol	PULL_I_SEL<7:0>							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	PULL_I_SEL<7:0>	CSD pull up current source size selection switch. The default is 0.

SNS_ANA_CFG (D2H) CSD scan parameter configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	RB_SEL			VTH_SEL		
R/W	-	-	R/W			R/W		
Reset value	-	-	1	0	1	1	0	1

Bit number	Bit symbol	Description
5~4	RB_SEL	Rb resistance size selection 100: 60k; 101: 80k; Other: reserved It is necessary to read the Rb80k calibration value from the chip Flash when using it: CBYTE[0x83CD]k/80k, to calculate the normalized sensitivity in proportion
2~1	VTH_SEL	VTH voltage selection signal 000 select 1.5V, 001 select 2.1V; 010 select 2.5V; 011 select 2.9V; 100 select 3.2V; 101 select 3.5V; 110 select 3.9V; 111 select 4.2V.

SNS_IO_SEL1(D3H) SNS channel select register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_SENSOR[7:0]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_SENSOR[7:0]	SEL_SENSOR[7:0] corresponding bit selects SENSOR enable 1: Select SENSOR; 0: Do not select SENSOR

SNS_IO_SEL2 (D4H) SNS channel select register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_SENSOR[15:8]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_SENSOR[15:8]	SEL_SENSOR[15:8] corresponding bit selects SENSOR enable 1: Select SENSOR; 0: Do not select SENSOR

SNS_IO_SEL3 (D5H) SNS channel select register 3

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_SENSOR[23:16]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_SENSOR[23:16]	SEL_SENSOR[23:16] corresponding bit selects SENSOR enable 1: Select SENSOR; 0: Do not select SENSOR

SNS_IO_SEL4 (D6H) SNS channel select register 4

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	SEL_SENSOR[29:24]					
R/W	-	-	R/W					
Reset value	-	-	0					

Bit number	Bit symbol	Description
5~0	SEL_SENSOR[29:24]	SEL_SENSOR[29:24] corresponding bit selects SENSOR enable 1: Select SENSOR; 0: Do not select SENSOR

IEN1 (E6H) Interrupt enable register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	EX7	EX6	EX5	EX4	EX3	EX2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
5	EX5	CSD interrupt enable 1: interrupt enable; 0: interrupt disable

IRCON1 (F1H) Interrupt flag register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IE7	IE6	IE5	IE4	IE3	IE2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
5	IE5	CSD interrupt flag 1: There is a CSD interrupt flag; 0: No CSD interrupt flag

IPL1 (F6H) Interrupt priority register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IPL1.7	IPL1.6	IPL1.5	IPL1.4	IPL1.3	IPL1.2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
5	IPL1.5	CSD interrupt priority. 0: low priority; 1: high priority


PD_ANA (FEH) Module switch control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	PD_XTAL_32K	PD_CSD	PD_ADC
R/W	-	-	-	-	-	R/W	R/W	R/W
Reset value	-	-	-	-	-	1	1	1

Bit number	Bit symbol	Description
1	PD_CSD	CSD work control register: PD_CSD=0 CSD module works fine; PD_CSD=1 CSD module does not work.

12.3. Touch Key Configure Process

CTK touch key scan for query or interrupt mode. At first, configuring the CTK scanning parameter. Second, starting CTK scanning; Then obtain and save CTK data at CTK interrupt, software algorithm for data processing and touch key output judgement.



CTK configure process

Through the sensitivity parameter configuration, a set of parameters with better signal-to-noise ratio is obtained, thereby improving the accuracy of the key judgment.

1. **RESO:** 0~7 CTK capacitance scanning resolution, counter digits: **(RESO + 9)bit**, the bigger CTK scanning resolution, the bigger the downward rawdata, the noise is increased at the same time, conversely reverse.
2. **VTH_SEL:** 0~7, the lower VTH, the bigger raw data, the noise is increased at the same time, conversely reverse.
3. **CSD_DS:** Detect speed **0: 24M, 1: 12M, 2: 6M, 3: 4M**, the slower detect speed the slower raw data simple time, conversely reverse. Suggest default 24M, at least twice the speed of the PRS clock.
4. **RB_SEL:** Rb resistance select: **4: 60k, 5: 80k**; The greater resistance, the bigger raw data, the noise is increased at the same time, conversely reverse.
5. **PRS_DIV:** front-end charge and discharge clock frequency selection register:
 - a) 0 ~61: fixed frequency: $F = F_{48M} / 2 / (PRS_DIV + 4)$ (6M~369K);
 - b) 62: the highest frequency 3M, the lowest frequency 1M, center frequency 1.5M, normal distribution;
 - c) 63: the highest frequency 3M, the lowest frequency 1M, center frequency 1.5M, evenly distributed;
 - d) The larger the PRS clock, the larger the amount of charge in Rawdata, and the greater the noise introduced, and vice versa.
6. **PULL_I_SELA_L:** pull-up current source low 8 bit.
7. **PULL_I_SELA_H:** pull-up current source high bit, default: 0x01.
 - a) Current resources value $= 255.5 - 0.5 * \{PULL_I_SELA_H, PULL_I_SELA\}$, the smaller the current source, the smaller the count value, default: 0x00.


Notes:

1. **Rawdata is the real-time raw count value of the CTK capacitor counter.**
2. **In practical applications, it is necessary to view the data through the programming software and compare the parameters with good signal-to-noise ratio.**
3. **Chip supply voltage and reference voltage: $VCC - VTH > 0.5V$.**


13. ADC

The BF7613BMXX-XJLX chip include a signal-ended, 12-bit linear successive approximation analog -to-digital converter (ADC). The reference voltage of the ADC is connected to the VCC of the chip. ADC channels can input independent analog signals. ADC module converts one channel at a time, ADC_START=0→1($\overline{\text{A}}\text{D}$) turn on conversion. Update the ADC result register and generate an interrupt after the conversion is complete. The ADC module has the following characteristics:

- Liner successive approximation ADC with 12bit resolution;
- Single conversion mode;
- Sampling time and conversion speed are configurable;
- Support wake up in wait mode



ADC schematic



ADC block diagram

13.1. ADC Related Register

SFR register				
Address	Name	RW	Reset value	Function description
0xB4	ADC_SPT	RW	0x00	ADC sampling time configure register
0xB5	ADC_SCAN_CFG	RW	0x00	ADC scan control register
0xB6	ADCKKC	RW	0x00	ADC clock control register
0xB9	ADC_RDATAH	R	0x00	ADC scan result register, high 4 bit.
0xBA	ADC_RDATAL	R	0x00	ADC scan result register, low 8 bit.
0xD9	ADC_IO_SEL1	RW	0x00	ADC function select register 1
0xDA	ADC_IO_SEL2	RW	0x00	ADC function select register 2
0xDB	ADC_IO_SEL3	RW	0x00	ADC function select register 3
0xDC	ADC_IO_SEL4	RW	0x00	ADC function select register 4
0xE6	IEN1	RW	0x00	Interrupt enable register 1
0xF1	IRCON1	RW	0x00	Interrupt flag register 1
0xF6	IPL1	RW	0x00	Interrupt priority register 1
0xFE	PD_ANA	RW	0x00	Module switch control register

ADC registers list

Secondary bus register				
Address	Name	RW	Reset value	Description
0x25	ADC_CFG1	RW	0x00	ADC configuration register
0x26	ADC_CFG2	RW	0x02	ADC comparator offset cancellation selection register

ADC secondary bus register list

13.2. ADC Register Details

ADC_SPT (B4H) ADC sample time configure register

Bit number	7	6	5	4	3	2	1	0
Symbol	ADC_SPT							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	ADC_SPT	ADC sample time configure register(0~255) sample time: sample_Timer = (ADC_SPT+1)*4Tadc_clk

ADC_SCAN_CFG (B5H) ADC scan control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	ADC_ADDR					ADC_START
R/W	-	-	R/W					R/W
Reset value	-	-	0					0

Bit number	Bit symbol	Description
5~1	ADC_ADDR	ADC channel address selection register 00000: corresponds to ADC0; 00001: corresponding to ADC1; ... 11100: corresponding to ADC28; 11101: corresponding to ADC29; 11110: ADC30_VREF; 11111: reserved
0	ADC_START	ADC scan enable register 0: ADC module does not scan; 1: ADC module starts scanning ADC_START is set from 0 to 1, ADC starts to scan, after scanning once, ADC_START hardware is automatically set to 0, corresponding to the ADC interrupt flag bit, the ADC interrupt flag bit needs to be cleared by software Note: ADC_START is not allowed to be configured during scanning

ADCCCKC (B6H) ADC clock control register

Bit number	7	6	5	4	3	2	1	0
Symbol	FILTER_R_SEL	SAMBG	SAMDEL		ADCCCKV		ADCCCK	
R/W	R/W	R/W	R/W	R/W	R/W		R/W	
Reset value	0	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
7	FILTER_R_SEL	Input signal filter selection 0: No RC filter; 1: RC filter
6	SAMBG	Sampling timing and comparison timing interval selection 0: interval 0; 1: interval 1 (ADC_CLK)
5~4	SAMDEL	Sampling delay time selection 0: 0; 1:2; 2: 4; 3: 8 (ADC_CLK)
3~2	ADCCCKV	ADC comparator offset cancellation analog input clock. 0: 12MHz 1: 8MHz 2: 4MHz 3: 2MHz
1~0	ADCCCK	ADC_CLK frequency division selection. 0: 8MHz 1: 6MHz 2: 4MHz 3: 3MHz

ADC_RDATAH (B9H) ADC scan result register high 4 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	ADC_RAWDATA<11:8>			
R/W	-	-	-	-	R			
Reset value	-	-	-	-	0			

Bit number	Bit symbol	Description
3~0	ADC_RAWDATA<11:8>	ADC scan result register

ADC_RDATAL(BAH) ADC scan result register low 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	ADC_RAWDATA<7:0>							
R/W	R							
Reset value	0							

Bit number	Bit symbol	Description
7~0	ADC_RAWDATA<7:0>	ADC scan result register

ADC_IO_SEL1 (D9H) ADC function selection register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_ADC[7:0]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
------------	------------	-------------

7~0	SEL_ADC[7:0]	SEL_ADC[7:0] Corresponding bits to select ADC function 1: Select ADC function; 0: Do not select ADC function SEL_ADC[7:0] corresponds to ADC channel 7~0
-----	--------------	---

ADC_IO_SEL2(DAH) ADC function selection register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_ADC[15:8]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_ADC[15:8]	SEL_ADC[15:8] Corresponding bit to select ADC function 1: Select ADC function; 0: Do not select ADC function SEL_ADC[15:8] corresponds to ADC channels 15~8

ADC_IO_SEL3(DBH) ADC function selection register 3

Bit number	7	6	5	4	3	2	1	0
Symbol	SEL_ADC[23:16]							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	SEL_ADC[23:16]	SEL_ADC[23:16] Corresponding bit to select ADC function 1: Select ADC function; 0: Do not select ADC function SEL_ADC[23:16] corresponds to ADC channels 23~16

ADC_IO_SEL4(DCH) ADC function selection register 4

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	SEL_ADC[29:24]					
R/W	-	-	R/W					
Reset value	-	-	0					

Bit number	Bit symbol	Description
1~0	SEL_ADC[29:24]	SEL_ADC[29:24] corresponding bit select ADC function 1: Select ADC function; 0: Do not select ADC function SEL_ADC[29:24] corresponds to ADC channels 29~24

IEN1 (E6H) Interrupt enable register 1

Bit number	7	6	5	4	3	2	1	0
------------	---	---	---	---	---	---	---	---

Symbol	EX7	EX6	EX5	EX4	EX3	EX2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
4	EX4	ADC interrupt enable 1: interrupt enable; 0: interrupt disable

IRCON1 (F1H) Interrupt flag register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IE7	IE6	IE5	IE4	IE3	IE2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
4	IE4	ADC interrupt flag 1: There is a ADC interrupt flag; 0: No ADC interrupt flag

IPL1 (F6H) Interrupt priority register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IPL1.7	IPL1.6	IPL1.5	IPL1.4	IPL1.3	IPL1.2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
4	IPL1.4	ADC interrupt priority. 0: low priority; 1: high priority

PD_ANA (FEH) Module switch control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	PD_XTAL_32K	PD_CSD	PD_ADC
R/W	-	-	-	-	-	R/W	R/W	R/W
Reset value	-	-	-	-	-	1	1	1

Bit number	Bit symbol	Description
0	PD_ADC	Analog ADC shutdown control register 0: ADC module works normally; 1: ADC module does not work

ADC secondary bus register:

ADC_CFG1(25H) ADC configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	ADCWNUM					ADC_I_SEL	
R/W	-	RW	RW	RW	RW	RW	RW	RW
Reset value	-	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
6~2	ADCWNUM	Selection of distance conversion interval after sampling: 3+ADCWNUM(ADC_CLK) Note: ADCWNUM value range is 2~31
1	ADC_I_SEL[1]	ADC selects comparator bias current 1: 4 μ A; 0: 5 μ A
0	ADC_I_SEL[0]	ADC selects BUFFER bias current 1: 4 μ A; 0: 5 μ A

ADC_CFG2 (26H) ADC comparator offset cancellation selection register

Bit number	7	6	5	4
Symbol	-	-	ADC_VREF_SEL	ADC_VREF_VOL_SEL
R/W	-	-	RW	RW
Reset value	-	-	0	0
Bit number	3	2	1	0
Symbol	VREF_IN_ADC_SEL		CTRL_SEL	
R/W	RW	RW	RW	RW
Reset value	0	0	1	0

Bit number	Bit symbol	Description
5	ADC_VREF_SEL	ADC reference voltage selection: 0: select VCC as the output signal; 1: select the voltage output by the ADC_VREF module as the reference voltage
4	ADC_VREF_VOL_SEL	ADC_VREF output mode selection: 0: reserved; 1: 4V as ADC reference voltage When the ADC_VREF output mode selects 4V as the ADC reference voltage, it is recommended to use 3MHz for the ADC frequency division clock
3~2	VREF_IN_ADC_SEL	Voltage selection input to the internal ADC channel of the chip 00: 1.362V; 01: 2.253V; 10: 3.111V; 11: 4.082V;

1~0	CTRL_SEL	<p>ADC offset cancellation timing selection, the default value is 10</p> <p>00/01: firstly eliminate the offset and then sample;</p> <p>10/11: Offset elimination and sampling are performed simultaneously.</p> <p>10: The switch of the first-level comparator is finally disconnected;</p> <p>11: All switches are disconnected at the same time</p>
-----	----------	---

Note:

ADC detection time:

公式	说明
$T_{AD}=T_{ADC_SPT}+T_{W1}+T_{W2}$	ADC conversion time
$T_{ADC_SPT}(\mu s) = 4*(ADC_SPT+1) *T_{adc_clk}$	ADC sampling time
$T_{W1}=(ADCWNUM+3+ SAMDEL)*T_{adc_clk}$	Distance conversion interval after sampling is completed and delay time
$T_{W2}=(2*1+12)*T_{adc_clk}$	Fixed time

- Timing requirements: $(3+ADCWNUM)/F_ADCK > 4 / F_ADCCKV$;

F_ADCK: ADC frequency division clock;

F_ADCCKV: ADC comparator offset cancellation analog input clock;

ADC external signal plus RC filtered voltage setting time $\geq 2*(ADC \text{ sampling converts time})$;
- When selecting VCC as the ADC reference voltage**, when the power supply voltage fluctuates greatly or drops, the VCC voltage value can be inversely calculated by the formula $ADCINNER_Data/ VREF_IN_ADC_SEL = 4096/VCC$. The voltage value of Vin can be inversely calculated by the formula $Vin_Data/Vin=4096/VCC$.

ADCINNER_Data: ADC internal channel data;

Vin_Data: ADC input channel data;

Vin: input voltage;

VREF_IN_ADC_SEL: Need to read the chip calibration value, $Vin = (Vin_Data/ADCINNER_Data)*VREF_IN_ADC_SEL$. VREF_IN_ADC_SEL needs to read the chip calibration value, first obtain the internal channel data, and then obtain the input voltage Vin_Data data, and the time between two data acquisitions should be as short as possible;

When selecting ADC_VREF_VOL_SEL 4V reference voltage, it is recommended to use 3MHz for ADC frequency division clock. Through the formula $Vin_Data/Vin=4096/ADC_VREF_VOL_SEL$, the Vin voltage value can be inversely calculated

Vin_Data: ADC input channel data;

Vin: input voltage (0~ADC_VREF_VOL_SEL);

VREF_IN_ADC_SEL: Need to read the chip calibration value,

$V_{in} = (V_{in_Data}/ADC_{INNER_Data}) * V_{REF_IN_ADC_SEL}$, $ADC_VREF_VOL_SEL$ needs to read the calibration value of the chip, first obtain the internal channel data, and then obtain the input voltage V_{in_Data} data, the time between obtaining the data should be as short as possible;

3. ADC interrupt conditions: the configuration sequence is ADC_IO_SEL enable -> ADC interrupt enable -> ADC_ADDR (the address must correspond to ADC_IO_SEL) -> ADC_START . Pay attention to the initial configuration timing during application. If there is an application where the ADC and IO port functions are multiplexed, you need to pay attention to the switching timing. If the ADC_IO_SEL enable is turned off or the address does not correspond to ADC_IO_SEL , the ADC scan cannot be turned on. The configuration sequence must be followed: ADC_IO_SEL enable -> ADC interrupt enable -> ADC_ADDR (the address must correspond to ADC_IO_SEL) -> ADC_START sequence to start ADC scanning.
4. $\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41CA$ ADC internal channel input voltage calibration value high eight bits, $\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41CB$ ADC internal channel input voltage calibration value low eight bits.

Read the chip information address ADC internal channel input voltage 1.362V calibration value;

$\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41CC$ ADC internal channel input voltage calibration value high eight bits, $\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41CD$ ADC internal channel input voltage calibration value low eight bits.

Read the 2.253V calibration value of the ADC internal channel input voltage of the chip information address;

$\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41CE$ ADC internal channel input voltage calibration value high eight bits, $\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41CF$ ADC internal channel input voltage calibration value low eight bits.

Read the 3.111V calibration value of the ADC internal channel input voltage of the chip information address;

$\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41D0$ ADC internal channel input voltage calibration value high eight bits, $\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41D1$ ADC internal channel input voltage calibration value low eight bits.

Read the chip information address ADC internal channel input voltage 4.082V calibration value;


$\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41D4$ ADC_Vref 4V voltage calibration value high eight bits, $\{SPROG_ADDR_H, SPROG_ADDR_L\} = 0x41D5$ ADC_Vref 4V voltage calibration value low eight bits.

Read the calibration value of the chip information address ADC_Vref4V ;

Refer to Chapter 3 to read Flash information steps.

- When the pin is configured as ADC function, the pin needs to be configured as IO input mode, and other multiplexing functions are turned off, such as pull-up resistors, etc.

13.3. ADC Configuration Process



ADC configuration process

14. LVDT

The BF7613BMXX-XJLX supports low pressure alarm function, effectively monitor voltage dynamics. Support 5 levels of voltage: 3.0V/3.3V/3.6V/3.9V/4.2V (Preset point buck interrupt, hysteresis 0.1V to generate corresponding boost interrupt).

When the voltage monitoring configures the above threshold, the voltage drops to this threshold will trigger a low voltage interrupt. The system can be properly processed in low voltage interrupts according to the needs of the application.

14.1. LVDT Related Register

SFR register				
Address	Name	RW	Reset value	Description
0x86	INT_POBO_STAT	RW	0x00	LVDT boost/LVDT buck interrupt status register
0xE1	IRCON2	RW	0x00	Interrupt flag register 2
0xE7	IEN2	RW	0x00	Interrupt enable register 2
0xF4	IPL2	RW	0x00	Interrupt priority register 2

LVDT register list

Secondary bus register				
Address	Name	RW	Reset value	Description
0x2F	LVDT_SEL	RW	0x38	LVDT control register

LVDT secondary bus register list

14.2. LVDT Register Detailed Description

INT_POBO_STAT (86H) LVDT boost/LVDT buck interrupt status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	INT_PO_STAT	INT_BO_STAT
R/W	-	-	-	-	-	-	R/W	R/W
Reset value	-	-	-	-	-	-	0	0

Bit number	Bit symbol	Description
1	INT_PO_STAT	Lvdt boost interrupt status 1: boost interrupt is valid 0: boost interrupt is invalid
0	INT_BO_STAT	Lvdt buck interrupt state 1: buck interrupt is valid 0: buck interrupt is invalid

IRCON2 (E1H) Interrupt flag register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IE11	IE10	IE9	IE8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
0	IE8	LVDT interrupt flag 1: There is a LVDT interrupt flag; 0: No LVDT interrupt flag

IEN2(E7H) Interrupt enable register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	EX11	EX10	EX9	EX8
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
0	EX8	LVDT interrupt enable 1: interrupt enable; 0: interrupt disable

IPL2 (F4H) Interrupt priority register 2

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	IPL2.3	IPL2.2	IPL2.1	IPL2.0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
Reset value	-	-	-	-	0	0	0	0

Bit number	Bit symbol	Description
0	IPL2.0	LVDT interrupt priority. 0: low priority; 1: high priority

LVDT secondary bus register:
LVDT_SEL(2FH) LVDT control register


Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	PD_LVDT	SEL_LVDT_DELAY	SEL_LVDT_VTH			
R/W	-	-	RW	RW	RW	RW	RW	RW
Reset value	-	-	1	1	1	0	0	0

Bit number	Bit symbol	Description
5	PD_LVDT	LVDT control register 1: Close; 0: open, close by default
4~3	SEL_LVDT_DELAY	Select signal, select LVDT power-down delay; default 11

		00: delay time 1; 01: delay time 2; 10: delay time 3; 11: delay time 4
2~0	SEL_LVDT_VTH	LVDT threshold selection 000/001: reserved; 010: 3.0V; 011: 3.3V; 100: 3.6V; 101: 3.9V; 11X: 4.2V

Threshold selection SEL_LVDT_VTH	Delay selection SEL_LVDT_DELAY	LVDT			
		Power down threshold (V)	Recovery threshold (V)	Hysteresis (mV)	Delay (μs)
010	00	3.0	3.1	117	8.0
	01	3.0	3.1	118	15.8
	10	3.0	3.1	118	34.7
	11	3.0	3.1	120	63.0
011	00	3.3	3.4	93	8.6
	01	3.3	3.4	94	17.0
	10	3.3	3.4	95	34.0
	11	3.3	3.4	97	68.0
100	00	3.6	3.7	110	9.1
	01	3.6	3.7	110	18.1
	10	3.6	3.7	111	36.3
	11	3.6	3.7	113	72.5
101	00	3.9	4.1	131	9.6
	01	3.9	4.1	132	19.2
	10	3.9	4.1	133	38.5
	11	3.9	4.1	135	77.0
11X	00	4.2	4.3	124	10.0
	01	4.2	4.3	125	20.0
	10	4.2	4.3	126	40.0
	11	4.2	4.3	128	80.0

14.3. LVDT Configuration Process



LVDT Configuration Process

15. LED

Features of LED dot matrix drive mode:

- ◆ Supports up to 64 LED drivers, configurable selection matrix 4x4, 4x5, 5x6, 6x7, 7x7, 7x8, 8x8 (pins are fixed after configuration);
- ◆ The scanning sequence of LED0~LED8 can be configured, $n*(n-1)$ or $(n-1)*(n-1)$ matrix output (n is the number of pins, $n= 5\sim 9$)
- ◆ Dual lamps are turned on at the same time, the specific distribution is shown in the matrix description below;
- ◆ Single lamp on-time setting file: 8-bit register, configurable range is 16us-4.096ms, step is 16us;
- ◆ Each lamp driving time is individually selectable;
- ◆ The IO ports have multiple multiplexing relationships. Each IO port needs to be configured by software to switch to LED port. According to the LED matrix mode selection, the LED function of LED0~LED8 corresponding to the IO port is automatically turned on. Each LED port supports PB0~PB7, PC0 select;
- ◆ The address of the 64 lamp matrix is unique, see the matrix description below, which is used to input switch lamp information;
- ◆ Supports high current drive function of 8 GPIO ports.

The scan mode is configurable. The software controls the LED scan to be turned on. The interrupt mode scans once interrupted and stopped. The cycle mode automatically starts to scan the next frame after the scan is completed. If there is no interruption, the software needs to turn off the scan enable.


15.1. Function Description

LED dot matrix driver circuit consists of a controller, two counter, a comparator and a SRAM memory circuit.

LED dot matrix is a universal 8*8 matrix dual lamp mode scan, that is, two lights at a time (common cathode).


Corresponding to the LED0~LED8 port, up to $8*8=64$ lights can be configured. The lights address of the corresponding position is marked in the 8*8 dot matrix below. The display configuration in the SRAM corresponding address lighting situation (1 means light, 0 means no light), The hardware code needs to resolve the lighting address and the current scanning address to automatically complete the corresponding IO port output control. Configurable dot matrix 4x4, 4x5, 5x6, 6x7, 7x7, 7x8, 8x8, lamp addresses corresponding to different size lattices are unchanged.

8*8 matrix:




LED 8*8 matrix

7*8 matrix:




LED 7*8 matrix

7*7 lattice:




LED 7*7 matrix

6*7 matrix:




LED 6*7 matrix

5*6 matrix:




LED 5*6 matrix

4*5 matrix:



LED 4*5 matrix

4*4 matrix:




LED 4*4 matrix


Dot matrix scan timing example:

Take the lighting lamp 0, 1, 2 as an example, the timing is shown below:

✦ **One T, T is 1us**



The state of the IO port is as follows:



15.2. LED Related Register

SFR register				
Address	Name	RW	Reset Value	Function description
0xAF	SCAN_START	RW	0x00	LED scan open register
0xB0	DP_CON	RW	0x00	LED scan control register
0xB1	SCAN_WIDTH	RW	0x00	LED scan on time 1 control register
0xB2	LED2_WIDTH	RW	0x00	LED scan on time 2 control register
0xB3	LED_DRIVE	RW	0x00	LED drive capability configuration register
0xE6	IEN1	RW	0x00	Interrupt enable register 1
0xF1	IRCON1	RW	0x00	Interrupt flag register 1
0xF6	IPL1	RW	0x00	Interrupt priority register 1

LED registers list

Secondary bus register				
Address	Name	RW	Reset value	Description
0x2B	COM_IO_SEL	RW	0x00	COM port selection configuration register

15.3. LED Register Detailed Description

SCAN_START(AFH) LED scan open register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	-	-	-	-	-	-	-	R/W
Reset value	-	-	-	-	-	-	-	0

Bit number	Bit symbol	Description
0	--	LED scan on register 1: Scan on; 0: Scan off

DP_CON (B0H) LED scan control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	DUTY_SEL			SCAN_MODE	COM_MOD
R/W	-	-	-	R/W			R/W	R/W
Reset value	-	-	-	0	0	0	0	0

Bit number	Bit symbol	Description
4~2	DUTY_SEL	LED port drive mode matrix selection configuration register 0: no matrix; 1: 4x4 matrix; 2: 4x5 matrix; 3: 5x6 matrix; 4: 6x7 matrix; 5: 7x7 matrix; 6: 7x8 matrix; 7: 8x8 matrix
1	SCAN_MODE	LED scan mode. 1: cycle scan mode 0: interrupt scan mode
0	COM_MOD	Large sink current ports drive enable. 1: COM port function lock, work as a large current IO port. 0: COM port function is not locked and can be configured as other functions. When the COM port locks the large sink current IO port, by configuring GPIO registers output drive timing, it is valid when all of the following LED scan configurations are invalid.

SCAN_WIDTH (B1H) LED scan on time 1 control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	In the LED dot matrix drive mode, the corresponding single lamp lighting time configuration register-the first segment of lamp cycle configuration period=(scan_width+1)*16us, support configuration range 0.016~4.096ms

LED2_WIDTH (B2H) LED scan on time 2 control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	In the LED dot matrix drive mode, the corresponding single lamp lighting time configuration register-the second stage of lamp cycle configuration period=(led2_width+1)*16us, support configuration range 0.016~4.096ms

LED2_DRIVE (B3H) LED drive capability configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-			
R/W	-	-	-	-	R/W			
Reset value	-	-	-	-	0			

Bit number	Bit symbol	Description
3~0	-	LED port drive capability configuration register 0~15—4mA~72mA, please refer to LED drive ammeter for details.

IEN1 (E6H) Interrupt enable register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	EX7	EX6	EX5	EX4	EX3	EX2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
6	EX6	LED interrupt enable 1: interrupt enable; 0: interrupt disable

IRCON1 (F1H) Interrupt flag register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IE7	IE6	IE5	IE4	IE3	IE2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
6	IE6	LED interrupt flag 1: There is a LED interrupt flag; 0: No LED interrupt flag

IPL1 (F6H) Interrupt priority register 1

Bit number	7	6	5	4	3	2	1	0
Symbol	IPL1.7	IPL1.6	IPL1.5	IPL1.4	IPL1.3	IPL1.2	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	-
Reset value	0	0	0	0	0	0	-	-

Bit number	Bit symbol	Description
6	IPL1.6	LED interrupt priority. 0: low priority; 1: high priority

Secondary bus register:
COM_IO_SEL (2BH) COM port selection configuration register

Bit number	7	6	5	4	3	2	1	0
Symbol	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	0	0	0	0	0	0	0

Bit number	Bit symbol	Description
7~0	--	COM port selection configuration register, corresponding to PB port 1: Select COM port mode; 0: select IO port mode

15.4. LED Serial Dot Matrix Drive Lamp Voltage Drop Description

(Ta = 27°C, VCC = 5V, LED lamp voltage drop 2.3V)


LED_DRIVE	I_led current (mA)
0	4.0
1	9.0
2	14.0
3	18.8
4	23.6
5	28.2
6	32.9
7	37.5
8	42.0
9	46.5
10	50.9
11	55.2
12	59.5
13	63.7
14	67.9
15	72.0

LED drive current register list


Notes:

- LED drive current deviation range ($\pm 8\%$)@VCC=5V, Ta=(-40°C~105°C), The setting of the LED_DRIVE is recommended to be smaller than the nominal Ifp of the LED lamp. The LED lamp to be driven should select the LED lamp with the same forward voltage V_F.**
- LED_DRIVE: LED drive capability configuration register;
I_led: LED lamp conducts steady state current.**


LED serial dot matrix drive current-time diagram under several common configurations:




LED_DRIVER VS Time Figure1



LED_DRIVER VS Time Figure2



LED_DRIVER VS Time Figure3



LED_DRIVER VS Time Figure4

15.5. Display Configuration Address

LED dot matrix drive mode corresponding to display configuration:

Dx indicates whether the light is selected or not, 0: not bright, 1: bright;

Dx_SEL indicates that the light is selected for the lighting cycle, 0: select the first segment of the light cycle, 1: select the second segment of the light cycle.

Address	7	6	5	4	3	2	1	0
400H	D7	D6	D5	D4	D3	D2	D1	D0
401H	D15	D14	D13	D12	D11	D10	D9	D8
402H	D23	D22	D21	D20	D19	D18	D17	D16
403H	D31	D30	D29	D28	D27	D26	D25	D24
404H	D39	D38	D37	D36	D35	D34	D33	D32
405H	D47	D46	D45	D44	D43	D42	D41	D40
406H	D55	D54	D53	D52	D51	D50	D49	D48
407H	D63	D62	D61	D60	D59	D58	D57	D56
408H	D7_SEL	D6_SEL	D5_SEL	D4_SEL	D3_SEL	D2_SEL	D1_SEL	D0_SEL
409H	D15_SEL	D14_SEL	D13_SEL	D12_SEL	D11_SEL	D10_SEL	D9_SEL	D8_SEL
40AH	D23_SEL	D22_SEL	D21_SEL	D20_SEL	D19_SEL	D18_SEL	D17_SEL	D16_SEL
40BH	D31_SEL	D30_SEL	D29_SEL	D28_SEL	D27_SEL	D26_SEL	D25_SEL	D24_SEL
40CH	D39_SEL	D38_SEL	D37_SEL	D36_SEL	D35_SEL	D34_SEL	D33_SEL	D32_SEL
40DH	D47_SEL	D46_SEL	D45_SEL	D44_SEL	D43_SEL	D42_SEL	D41_SEL	D40_SEL
40EH	D55_SEL	D54_SEL	D53_SEL	D52_SEL	D51_SEL	D50_SEL	D49_SEL	D48_SEL
40FH	D63_SEL	D62_SEL	D61_SEL	D60_SEL	D59_SEL	D58_SEL	D57_SEL	D56_SEL
410H					LED0_IO_SEL			
411H					LED1_IO_SEL			
412H					LED2_IO_SEL			
413H					LED3_IO_SEL			
414H					LED4_IO_SEL			
415H					LED5_IO_SEL			
416H					LED6_IO_SEL			
417H					LED7_IO_SEL			
418H					LED8_IO_SEL			

LED dot matrix drive mode table

Address	Value	Corresponding physical port	LEDX
410H	0	PB0	LED0
411H	1	PB1	LED1
412H	2	PB2	LED2
413H	3	PB3	LED3
414H	4	PB4	LED4
415H	5	PB5	LED5
416H	6	PB6	LED6
417H	7	PB7	LED7
418H	8	PC0	LED8
-	others	Close	-


LED port corresponding to select GPIO table 1

Address	Value	Corresponding physical port	LEDX
410H	5	PB0	LED5
411H	6	PB1	LED6
412H	7	PB2	LED7
413H	8	PB3	LED8
414H	0	PB4	LED0
415H	1	PB5	LED1
416H	2	PB6	LED2
417H	3	PB7	LED3
418H	4	PC0	LED4
-	others	Close	-

LED port corresponding to select GPIO table 2

Note: The value represents the LED scanning sequence, and the corresponding value in the address 410H~418H cannot be repeated.


15.6. LED Configure Process



LED configure process

16. DATA

The size of the DATA area is 1K Bytes, which can be divided into 2 pages (NVR3/NVR4), each page is 512 Bytes, and the address is (0x8400~0x87FF). When using, it needs to perform page erasing, and then perform byte write operation, which can only be written once after erasing.



NVR3: When SPROG_ADDR_H[2] = 0,
 {SPROG_ADDR_H[0],SPROG_ADDR_L[7:0]}: The logical address (0~511) corresponds to the physical address (0x8400~0x85FF).

NVR4: When SPROG_ADDR_H[2] = 1,
 {SPROG_ADDR_H[0],SPROG_ADDR_L[7:0]}: The logical address (0~511) corresponds to the physical address (0x8600~0x87FF).

The following table shows the 2 NVR physical locations in the DATA area:

DATA	BLOCK first address	Description
BLOCK0	0x8400	SPROG_ADDR_H[2]=1, select block1; SPROG_ADDR_H[2]=0, select block0;
BLOCK1	0x8600	SPROG_ADDR_H[0] and SPROG_ADDR_L[7:0] select the address in the page SPROG_ADDR_H[1] is invalid

16.1. Registers

SFR register				
Address	Name	RW	Reset value	Function description
0xF9	SPROG_ADDR_H	RW	0x00	Address control register
0xFA	SPROG_ADDR_L	RW	0x00	Address control register lower 8 bits
0xFB	SPROG_DATA	RW	0x00	Data register
0xFC	SPROG_CMD	RW	0x00	Command register
0xFD	SPROG_TIM	RW	0x5A	Erase and write time control register

16.2. Register Details

SPROG_ADDR_H (F9H) Address control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-		
R/W	-	-	-	-	-	R/W		
Reset value	-	-	-	-	-	0	0	0

Bit number	Bit symbol	Description
2~0	--	<p>In non-Flash_Boot upgrade mode: Bit2 and Bit0 of this register are valid Bit2: 0: select NVR3, 1: select NVR4 Bit0: Indicates the high bit of the address, { SPROG_ADDR_H[0], SPROG_ADDR_L [7:0] } indicates the address of the DATA area In Flash_Boot upgrade mode: all bits of this register are valid Bit7: Select memory block 0: Select the CODE area, { SPROG_ADDR_H[6:0], SPROG_ADDR_L[7:0] } are multiplexed to address all CODE spaces from 0x0000 to 0x7FFF; 1: Select DATA area, { SPROG_ADDR_H[0], SPROG_ADDR_L[7:0] } indicates the address of DATA area (Bit2 of this register is used to select NVR3 or NVR4: 0: Select NVR3, 1: Select NVR4)</p>

SPROG_ADDR_L(FAH) Address control register lower 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	lower 8 bits of address

SPROG_DATA(FBH) Data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	data to be written

SPROG_CMD(FCH) Command register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Write 0x96: page erase; Write 0x69: byte programming When writing data 0x12, 0x34, 0x56, 0x78, 0x9a continuously, enter the BOOT upgrade mode of Flash; When writing data 0xfe, 0xdc, 0xba, 0x98, 0x76 continuously, exit the BOOT upgrade mode of Flash;

SPROG_TIM (FDH) Erase and write time control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	1	0	1	1	0	1	0

Bit number	Bit symbol	Description
7~5	--	The byte write time is fixed at 23.5us
4~0	--	Erase time configuration register When SPROG_TIM[4:0]=0~9: Erase time = 0.5* SPROG_TIM[4:0] + 0.57 (ms)

		When SPROG_TIM[4:0]= 10~31: Erase time=4.57 (ms)
--	--	---

16.3. Page Erase Step


1. SPROG_TIM[4:0] = 0~9 (5ms recommended), the byte write time is fixed at 23.5us, and it is only configured once in the main program main() function initialization;
2. Turn off the interrupt;
3. Configure SPROG_ADDR_L = 0x00;
4. Configure SPROG_ADDR_H = 0x0x (select block0), select the page to be erased;
5. Configure SPROG_CMD = 0x96;
6. Write 4 NOP instructions;
7. Start erasing, the CPU turns off the clock F_sys_clk, and turns on the clock F_sys_clk after erasing is completed;
8. Need to continue to erase data, skip to step 3;
9. Configure SPROG_ADDR_H=0x00 and SPROG_ADDR_L=0x00 to restore interrupt settings.

16.4. Byte Write Step

1. SPROG_TIM[4:0] = 0~9 (5ms recommended), the byte write time is fixed at 23.5us, and it is only configured once in the main program main() function initialization;
2. Turn off the interrupt;
3. Configure SPROG_ADDR_L, SPROG_ADDR_H, select the address of the programming byte;
4. Configure SPROG_DATA;
5. Configure SPROG_CMD = 0x69;
6. Write 4 NOP instructions;
7. Start writing, the CPU turns off the clock F_sys_clk, and turns on the clock F_sys_clk after completion;
8. Need to continue programming data, skip to step 3;
9. Configure SPROG_ADDR_H=0x00 and SPROG_ADDR_L=0x00 to restore interrupt settings.

17. IAP Operation

Flash supports the IAP BOOT upgrade function, and realizes the jump between the BOOT area and the APP area by sending IAP operation commands. The BOOT has its own storage and write protection, and the size of the BOOT area is 4K.



Left: BOOT and APP partition map; Right: APP area without BOOT map

17.1. Flash IAP Related Registers

SFR register				
Address	Name	RW	Reset value	Description
0xF9	SPROG_ADDR_H	RW	0x00	Address control register
0xFA	SPROG_ADDR_L	RW	0x00	Address control register lower 8 bits
0xFB	SPROG_DATA	RW	0x00	Data register
0xFC	SPROG_CMD	RW	0x00	Command register
0xFD	SPROG_TIM	RW	0x5A	Erase and write time control register

Flash IAP registers list

Secondary bus register				
Address	Name	RW	Reset value	Description
0x21	FLASH_BOOT_EN	RO	0x00	BOOT mode status register
0x22	BOOT_CMD	RW	0x00	Program space jump instruction register
0x23	ROM_OFFSET_L	RO	0x00	Address offset of CODE area (low 8 bits)
0x24	ROM_OFFSET_H	RO	0x00	Address offset of CODE area (high 8 bits)

Flash IAP secondary bus registers list

17.2. Flash IAP Register Detailed Description

SPROG_ADDR_H (F9H) Address control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-		
R/W	-	-	-	-	-	R/W		
Reset value	-	-	-	-	-	0	0	0

Bit number	Bit symbol	Description
2~0	--	<p>In non-Flash_Boot upgrade mode: Bit2 and Bit0 of this register are valid Bit2: 0: select NVR3, 1: select NVR4 Bit0: Indicates the high bit of the address, { SPROG_ADDR_H[0], SPROG_ADDR_L [7:0] } indicates the address of the DATA area</p> <p>In Flash_Boot upgrade mode: all bits of this register are valid Bit7: Select memory block 0: Select the CODE area, { SPROG_ADDR_H[6:0], SPROG_ADDR_L[7:0] } are multiplexed to address all CODE spaces from 0x0000 to 0x7FFF; 1: Select DATA area, { SPROG_ADDR_H[0], SPROG_ADDR_L[7:0] } indicates the address of DATA area (Bit2 of this register is used to select NVR3 or NVR4: 0: Select NVR3, 1: Select NVR4)</p>

SPROG_ADDR_L(FAH) Address control register lower 8 bits

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	lower 8 bits of address

SPROG_DATA(FBH) Data register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
------------	------------	-------------

7~0	--	data to be written
-----	----	--------------------

SPROG_CMD(FCH) Command register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	R/W							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Write 0x96: page erase; Write 0x69: byte programming When writing data 0x12, 0x34, 0x56, 0x78, 0x9a continuously, enter the BOOT upgrade mode of Flash; When writing data 0xfe, 0xdc, 0xba, 0x98, 0x76 continuously, exit the BOOT upgrade mode of Flash;

SPROG_TIM (FDH) Erase and write time control register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset value	0	1	0	1	1	0	1	0

Bit number	Bit symbol	Description
7~5	--	The byte write time is fixed at 23.5us
4~0	--	Erase time configuration register When SPROG_TIM[4:0]=0~9: Erase time = 0.5* SPROG_TIM[4:0] + 0.57 (ms) When SPROG_TIM[4:0]= 10~31: Erase time=4.57 (ms)

Secondary bus register:
FLASH_BOOT_EN (21H) BOOT mode status register

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	-	FLASH_BOOT_EN
R/W	-	-	-	-	-	-	-	R
Reset value	-	-	-	-	-	-	-	0

Bit number	Bit symbol	Description
0	FLASH_BOOT_EN	1: Enter Flash BOOT upgrade mode, 0: Exit Flash BOOT upgrade mode. Note: In this mode, SPROG_ADDR_H, SPROG_ADDR_L, SPROG_DATA, SPROG_CMD, SPROG_TIM are reused as the BOOT upgrade function. {SPROG_ADDR_H, SPROG_ADDR_L} are multiplexed into all Flash space addresses from 0x0000 to 0x7FFF.

BOOT_CMD (22H) Program space jump instruction register

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	RW							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Configure the program space jump instruction, write 5 groups of data (0xFF, 0x00, 0x88, 0x55, 0xAA) continuously, and jump into the main program space; Continuously write 5 groups of data (0x37, 0xC8, 0x42, 0x9A, 0x65), jump into the Boot program space; the value read out is the most recently written byte.

ROM_OFFSET_L (23H) Address offset of CODE area (low 8 bits)

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	RO							
Reset value	0							


Bit number	Bit symbol	Description
7~0	--	Address offset of CODE area (low 8 bits)

ROM_OFFSET_H (24H) Address offset of CODE area (high 8 bits)

Bit number	7	6	5	4	3	2	1	0
Symbol	-							
R/W	RO							
Reset value	0							

Bit number	Bit symbol	Description
7~0	--	Address offset of CODE area (high 8 bits)

17.3. Flash IAP Operation Process



17.3.1. Flash IAP Erase Step

In Flash_BOOT upgrade mode:

1. SPROG_TIM[4:0] = 0~9 (5ms recommended), the byte write time is fixed at 23.5us, and it is only configured once in the main program main() function initialization;
2. Turn off the interrupt;
3. Configure SPROG_ADDR_L = 0x00;
4. Configure SPROG_ADDR_H[7:1] and choose to erase the page;
5. Configure SPROG_CMD = 0x96;
6. Write 4 NOP instructions;
7. Start erasing, the CPU turns off the clock F_sys_clk, and turns on the clock F_sys_clk after erasing is completed;
8. Need to continue to erase data, skip to step 2;
9. Configure SPROG_ADDR_H=0x00 and SPROG_ADDR_L=0x00 to restore interrupt settings.

17.3.2. Flash IAP Byte Write Step

In Flash_BOOT upgrade mode:

1. SPROG_TIM[4:0] = 0~9 (5ms recommended), the byte write time is fixed at 23.5us, and it is only configured once in the main program main() function initialization;
2. Turn off the interrupt;
3. Configure SPROG_ADDR_L, SPROG_ADDR_H, select the address of the programming byte;
4. Configure SPROG_DATA;
5. Configure SPROG_CMD = 0x69;
6. Write 4 NOP instructions;
7. Start writing, the CPU turns off the clock F_sys_clk, and turns on the clock F_sys_clk after completion;
8. Need to continue programming data, skip to step 2;
9. Configure SPROG_ADDR_H=0x00 and SPROG_ADDR_L=0x00 to restore interrupt settings.

17.3.3. Flash IAP Operation Instruction

Instruction	Instruction response status	Instruction data
Enter upgrade mode instruction	FLASH_BOOT_EN = 1	0x12, 0x34, 0x56, 0x78, 0x9A
Exit upgrade mode instruction	FLASH_BOOT_EN = 0	0xFE, 0xDC, 0xBA, 0x98, 0x76
Enter the APP area instruction	ROM_OFFSETH/L	0xFF, 0x00, 0x88, 0x55, 0xAA
Enter the BOOT area instruction	ROM_OFFSETH/L	0x37, 0xC8, 0x42, 0x9A, 0x65

Instructions for operation:

1. Enter upgrade mode instruction: SPROG_CMD sequential write: 0x12, 0x34, 0x56, 0x78, 0x9A;
2. Exit upgrade mode instruction: SPROG_CMD sequential write: 0xFE, 0xDC, 0xBA, 0x98, 0x76;
3. Enter the APP area instruction: BOOT_CMD sequential write: 0xFF, 0x00, 0x88, 0x55, 0xAA;
4. Enter the BOOT area instruction: BOOT_CMD sequential write: 0x37, 0xC8, 0x42, 0x9A, 0x65;

Instructions response status:

FLASH_BOOT_EN = 1: Indicates that it has entered Flash BOOT upgrade mode,

FLASH_BOOT_EN = 0: Indicates that the Flash BOOT upgrade mode has been exited,

ROM_OFFSETH/L address offset status:

CFG_BOOT_SEL = 1, ROM_OFFSETH/L = 0x1000,

If you are currently in the boot area:

CFG_BOOT_SEL = 0, ROM_OFFSETH/L = 0x0000.

Physical address of program execution = PC + ROM_OFFSETH/L.

Precautions;

1. When writing SPROG_CMD, BOOT_CMD instruction data, it must be written in order, otherwise it needs to be written again.
2. The working voltage of MCU is 2.5V~5.5V, and the MCU may work abnormally at 1.5V~2.5V, resulting in abnormal update and misoperation. Therefore, it is recommended not to perform IAP operation when the ADC or LVDT detection voltage is lower than 2.5 V before IAP operation .
3. It is recommended to shield the interrupt during the update process to ensure that the IAP operation will not be affected by the interruption, and resume the interruption after the IAP operation is completed, and perform data verification after updating the data to ensure that the data is updated correctly.

17.3.4. Address Correspondence in BOOT Upgrade Mode

Address correspondence in BOOT upgrade mode				
SPROG_ADDR_H[7:1]	Block	Byte write physical address corresponding range (HEX)		
8	8	00001000	--->	000011FF
9	9	00001200	--->	000013FF
10	10	00001400	--->	000015FF
11	11	00001600	--->	000017FF
12	12	00001800	--->	000019FF
13	13	00001A00	--->	00001BFF
14	14	00001C00	--->	00001DFE
15	15	00001E00	--->	00001FFF
16	16	00002000	--->	000021FF
17	17	00002200	--->	000023FF
18	18	00002400	--->	000025FF
19	19	00002600	--->	000027FF
20	20	00002800	--->	000029FF
21	21	00002A00	--->	00002BFF
22	22	00002C00	--->	00002DFE
23	23	00002E00	--->	00002FFF
24	24	00003000	--->	000031FF
25	25	00003200	--->	000033FF
26	26	00003400	--->	000035FF
27	27	00003600	--->	000037FF
28	28	00003800	--->	000039FF
29	29	00003A00	--->	00003BFF
30	30	00003C00	--->	00003DFE
31	31	00003E00	--->	00003FFF
32	32	00004000	--->	000041FF
33	33	00004200	--->	000043FF
34	34	00004400	--->	000045FF
35	35	00004600	--->	000047FF
36	36	00004800	--->	000049FF
37	37	00004A00	--->	00004BFF
38	38	00004C00	--->	00004DFE
39	39	00004E00	--->	00004FFF
40	40	00005000	--->	000051FF
41	41	00005200	--->	000053FF

42	42	00005400	--->	000055FF
43	43	00005600	--->	000057FF
44	44	00005800	--->	000059FF
45	45	00005A00	--->	00005BFF
46	46	00005C00	--->	00005DFE
47	47	00005E00	--->	00005FFF
48	48	00006000	--->	000061FF
49	49	00006200	--->	000063FF
50	50	00006400	--->	000065FF
51	51	00006600	--->	000067FF
52	52	00006800	--->	000069FF
53	53	00006A00	--->	00006BFF
54	54	00006C00	--->	00006DFE
55	55	00006E00	--->	00006FFF
56	56	00007000	--->	000071FF
57	57	00007200	--->	000073FF
58	58	00007400	--->	000075FF
59	59	00007600	--->	000077FF
60	60	00007800	--->	000079FF
61	61	00007A00	--->	00007BFF
62	62	00007C00	--->	00007DFE
63	63	00007E00	--->	00007FFF


Note:

1. Byte write physical address corresponding register: {SPROG_ADDR_H[7:0], SPROG_ADDR_L[7:0]};
2. 512Bytes per Block;
3. When operating the 4K Block where the BOOT is located, the BOOT is write-protected and the operation is invalid;
4. When the BOOT function is used, all CODE areas of the program need to subtract the offset address of ROM_OFFSET_H/L (PC-ROM_OFFSET) to access the absolute address of the CODE area.

18. Burning and Debugging

18.1. SWE Circuit Connection

Two-wire programming and single-wire debugging. When performing simulation debugging, you need to connect a SWE wire. In the SWE debugging mode, the IO function of the SWE port is blocked. It is recommended not to configure other functions of the SWE debugging I/O port to avoid affecting the SWE debugging function.




SWE circuit connection

18.2. TouchKey Programming

Connect the chip PGD, PGC, VCC, VSS four lines. When entering the programming interface, select the chip of the corresponding model. Open the compiled HEX file, click on a built-in flash to wait for burning.

When entering the debugging interface, first burn the HEX file with the debug data transmission mode, click to open the debug to view the touch key data.

For example:



ConnectPinsMin

BF7613BM_SOP20 burning wiring diagram

Notes: refer to the TK programming guide for specific operation instructions.

19. CPU Instruction System

19.1. Instruction Code

The BF7613BMXX-XJLX instructions are divided into signal-byte instructions, double-byte instructions and three-byte instructions.

Signal-byte instructions: A signal-byte instruction consists of 8 bit binary code. There are only instruction opcodes in the instruction, no instruction operand or instruction operand is implied in the instruction opcode. There are 49 such instructions.

Double-byte instructions: Consists of two bytes, one for opcode and the other for the operand (or operand address), stored in order in program memory. There are 46 such instructions.

Three-byte instructions: Consists of one byte of instruction opcode and two bytes of operands (or operand address). There are 16 such instructions.

19.2. Instruction Set

In order to describe the instructions conveniently, some symbols are used in the instructions.

The meanings of these symbols are as follows:

addr 11	Lower 11 address
addr 16	16-bit address
direct	Direct addressing, 8-bit internal data and address (including special function registers)
bit	Bit address
#data	8-bit immediate
#data16	16-bit immediate
rel	Signed 8-bit relative displacement
n	Number 0~7
Rn	R0~R7 working registers of the current register group
i	Numbers 0, 1
Ri	Working register R0, R1
@	Register indirect addressing
←	Data transfer direction
∧	Logical "and"
∨	Logical OR
⊕	Logical "exclusive OR"
√	Affect the flag
×	No effect on the flag

CPU instruction symbol meaning table

Provides the assembly instructions used, the function of each instruction, the number of bytes occupied, the execution cycle of the instruction, and the effect on the corresponding flags:

8 bit data transfer instruction								
Mnemonic	Function	Impact on the flag				Number of bytes	Number of cycles	
		P	OV	AC	CY			
MOV A	Rn	$A \leftarrow (Rn)$	√	×	×	×	1	1
	direct	$A \leftarrow (\text{direct})$	√	×	×	×	2	1
	@Ri	$A \leftarrow ((Ri))$	√	×	×	×	1	1
	#data	$A \leftarrow \text{data}$	√	×	×	×	2	1
MOV Rn	A	$Rn \leftarrow (A)$	×	×	×	×	1	1
	direct	$Rn \leftarrow (\text{direct})$	×	×	×	×	2	2
	#data	$Rn \leftarrow \text{data}$	×	×	×	×	2	1
MOV direct1	A	$\text{direct1} \leftarrow (A)$	×	×	×	×	2	1
	Rn	$\text{direct1} \leftarrow (Rn)$	×	×	×	×	2	1
	direct2	$\text{direct1} \leftarrow (\text{direct2})$	×	×	×	×	3	2
MOV direct,	@Ri	$\text{direct} \leftarrow ((Ri))$	×	×	×	×	2	2
	#data	$\text{direct} \leftarrow \text{data}$	×	×	×	×	3	1
MOV @Ri	A	$(Ri) \leftarrow (A)$	×	×	×	×	1	1
	direct	$(Ri) \leftarrow (\text{direct})$	×	×	×	×	2	2
	#data	$(Ri) \leftarrow \text{data}$	×	×	×	×	2	1
16 bit data transfer instruction								
Mnemonic	Function	Impact on the flag				Number of bytes	Number of cycles	
		P	OV	AC	CY			
MOV DPTR,#data16	$DPTR \leftarrow \text{data16}$	×	×	×	×	3	1	
External data transfer and table lookup instructions								
Mnemonic	Function	Impact on the flag				Number of bytes	Number of cycles	
		P	OV	AC	CY			
MOVX @DPTR,A	$(DPTR) \leftarrow (A)$	×	×	×	×	1	1	
MOVC A, TR	@A+DPTR	$A \leftarrow ((A)+(DPTR))$	√	×	×	×	1	1
	@A+PC	$A \leftarrow ((A)+(PC))$	√	×	×	×	1	1
MOVX A, @DPTR	$A \leftarrow (DPTR)$	√	×	×	×	1	1	
Notes: The number of cycles and the number of bytes of the MOVX instruction can be configured through registers CKCON<2:0>.								
Exchange class instruction								
Mnemonic	Function	Impact on the flag				Number of bytes	Number of cycles	
		P	OV	AC	CY			
XCH A,	Rn	$(Rn) \leftarrow (A)$	√	×	×	×	1	1
	direct	$(A) \leftarrow (\text{direct})$	√	×	×	×	2	2
	@Ri	$(A) \leftarrow ((Ri))$	×	×	×	×	1	2

XCHD A,@Ri		$(A)_{3\sim 0} \sim ((Ri))_{3\sim 0}$	√	×	×	×	1	2
SWAP A		$(A)_{7\sim 4} \sim (A)_{3\sim 0}$	√	×	×	×	1	1
Arithmetic operation instruction								
Mnemonic		Function	Impact on the flag				Number of bytes	Number of cycles
			P	OV	AC	CY		
ADD A	Rn	$A \leftarrow (A) + (Rn)$	√	√	√	√	1	1
	direct	$A \leftarrow (A) + (\text{direct})$	√	√	√	√	2	2
	@Ri	$A \leftarrow (A) + ((Ri))$	√	√	√	√	1	2
	#data	$A \leftarrow (A) + \text{data}$	√	√	√	√	2	1
ADDC A	Rn	$A \leftarrow (A) + (Rn) + (C)$	√	√	√	√	1	1
	direct	$A \leftarrow (A) + (\text{direct}) + (C)$	√	√	√	√	2	2
	@Ri	$A \leftarrow (A) + ((Ri)) + (C)$	√	√	√	√	1	2
	#data	$A \leftarrow (A) + \text{data} + (C)$	√	√	√	√	2	1
INC	A	$A \leftarrow (A) + 1$	√	×	×	×	1	1
	Rn	$Rn \leftarrow (Rn) + 1$	×	×	×	×	1	1
	direct	$\text{direct} \leftarrow (\text{direct}) + 1$	×	×	×	×	2	2
	@Ri	$(Ri) \leftarrow ((Ri)) + 1$	×	×	×	×	1	2
	DPTR	$DPTR \leftarrow ((DPTR)) + 1$	×	×	×	×	1	1
DA A		BCD code adjustment	√	×	√	√	1	1
SUBB A	Rn	$A \leftarrow (A) - (Rn) - (C)$	√	×	×	×	1	1
	direct	$A \leftarrow (A) - (\text{direct}) - (C)$	√	√	√	√	2	2
	@Ri	$(A) \leftarrow (A) - ((Ri)) - (C)$	√	√	√	√	1	2
	#data	$A \leftarrow (A) - \text{data} - (C)$	√	√	√	√	2	1
DEC	A	$A \leftarrow (A) - 1$	√	×	×	×	1	1
	Rn	$Rn \leftarrow (Rn) - 1$	×	×	×	×	1	1
	direct	$\text{direct} \leftarrow (\text{direct}) - 1$	×	×	×	×	2	2
	@Ri	$(Ri) \leftarrow ((Ri)) - 1$	×	×	×	×	1	2
MUL AB		$BA \leftarrow (A) * (B)$, after performing the multiplication operation, the lower byte is stored in A and the high byte is stored in B.	√	√	×	0	1	1
DIV AB		$A \leftarrow (A) / (B)$ $B \leftarrow \text{remainder}$	√	√	×	0	1	1
Notes: When the DA instruction is used, the adjustment rules are as follows: if the low 4 bits of accumulator A are greater than 9 or AC=1, then $A \leftarrow A + 06H$; if the high 4 bits of accumulator A are greater than 9 or CY=1, then $A \leftarrow A + 60H$.								
Logical operation instruction								

Mnemonic		Function	Impact on the flag				Number of bytes	Number of cycles
			P	OV	AC	CY		
CLR A		$A \leftarrow 00H$	√	×	×	×	1	1
CPL A		$A \leftarrow \overline{A}$	√	×	×	×	1	1
ANL A,	Rn	$A \leftarrow (A) \wedge (Rn)$	√	×	×	×	1	1
	direct	$A \leftarrow (A) \wedge (\text{direct})$	√	×	×	×	2	2
	@Ri	$A \leftarrow (A) \wedge ((Ri))$	√	×	×	×	1	2
	#data	$A \leftarrow (A) \wedge \text{data}$	√	×	×	×	2	1
ANL direct,	A	$\text{direct} \leftarrow (A) \wedge (\text{direct})$	×	×	×	×	2	2
	#data	$\text{direct} \leftarrow (\text{direct}) \wedge \text{data}$	×	×	×	×	3	2
ORL A,	Rn	$A \leftarrow (A) \vee (Rn)$	√	×	×	×	1	1
	direct	$A \leftarrow (A) \vee (\text{direct})$	√	×	×	×	2	2
	@Ri	$A \leftarrow (A) \vee ((Ri))$	√	×	×	×	1	2
	#data	$A \leftarrow (A) \vee \text{data}$	√	×	×	×	2	1
ORL direct,	A	$\text{direct} \leftarrow (\text{direct}) \vee (A)$	×	×	×	×	2	2
	#data	$\text{direct} \leftarrow (\text{direct}) \vee \text{data}$	×	×	×	×	3	2
XRL A,	Rn	$A \leftarrow (A) \oplus (Rn)$	√	×	×	×	1	1
	direct	$A \leftarrow (A) \oplus (\text{direct})$	√	×	×	×	2	2
	@Ri	$A \leftarrow (A) \oplus ((Ri))$	√	×	×	×	1	2
	#data	$A \leftarrow (A) \oplus \text{data}$	√	×	×	×	2	1
XRL direct,	A	$\text{direct} \leftarrow (\text{direct}) \oplus (A)$	×	×	×	×	2	2
	#data	$\text{direct} \leftarrow (\text{direct}) \oplus \text{data}$	×	×	×	×	3	2
Loop, shift class instruction								
Mnemonic		Function	Impact on the flag				Number of bytes	Number of cycles
			P	OV	AC	CY		
RL A		The content in A is rotated left by one bit.	×	×	×	×	1	1
RLC A		A content with carry left shift one bit.	√	×	×	√	1	1
RR A		The content in A is rotated right by one bit	×	×	×	×	1	1
RRC A		A content with carry right shift one bit.	√	×	×	√	1	1
Call, return class instruction								
Mnemonic		Function	Impact on the flag				Number of bytes	Number of cycles
			P	OV	AC	CY		
LCALL addr16		$(PC) \leftarrow (PC) + 3,$ $(SP) \leftarrow (PC),$	×	×	×	×	3	2

		(PC) \leftarrow addr16						
ACALL	addr11	(PC) \leftarrow (PC)+2,(SP) \leftarrow (PC), (PC10~0) \leftarrow addr11	×	×	×	×	2	2
RET		(PC) \leftarrow ((SP))	×	×	×	×	1	2
RETI		(PC) \leftarrow ((SP)) return from interrupt	×	×	×	×	1	2
Transfer class instruction								
Mnemonic		Function	Impact on the flag				Number of bytes	Number of cycles
			P	OV	AC	CY		
LJMP	addr16	PC \leftarrow addr15~0	×	×	×	×	3	1
AJMP	addr11	PC10~0 \leftarrow addr10~0	×	×	×	×	2	1
SJMP	rel	PC \leftarrow (PC)+rel	×	×	×	×	2	1
JMP	@A+DPTR	PC \leftarrow (A)+(DPTR)	×	×	×	×	1	1
JZ	rel	PC \leftarrow (PC)+2, If (A)=0, PC \leftarrow (PC)+rel	×	×	×	×	2	2
JNZ	rel	PC \leftarrow (PC)+2, If (A) \neq 0, PC \leftarrow (PC)+rel	×	×	×	×	2	2
JC	rel	PC \leftarrow (PC)+2, If (CY)=1, PC \leftarrow (PC)+rel	×	×	×	×	2	2
JNC	rel	PC \leftarrow (PC)+2, If (CY)=0, PC \leftarrow (PC)+rel	×	×	×	×	2	2
JB	bit,rel	PC \leftarrow (PC)+3, If (bit)=1, PC \leftarrow (PC)+rel	×	×	×	×	3	2
JNB	bit,rel	PC \leftarrow (PC)+3, If (bit)=0, PC \leftarrow (PC)+rel	×	×	×	×	3	2
JBC	bit, rel	PC \leftarrow (PC)+3, If (bit)=1,bit \leftarrow 0, PC \leftarrow (PC)+rel	×	×	×	×	3	2
CJNE	A, direct, rel	PC \leftarrow (PC)+3, If (A) \neq direct, PC(PC)+rel If (A)<(direct), CY \leftarrow 1	×	×	×	×	3	2

	A,#data,rel	PC←(PC)+3, If (A) ≠data, PC(PC)+rel If (A)<(data), CY←1	×	×	×	×	3	2
	Rn,#data,rel	PC←(PC)+3, If (Rn) ≠data, PC←(PC)+rel If (Rn)<(data), CY←1	×	×	×	×	3	1
	@Ri,#data,rel	PC←(PC)+3, if ((Ri)) ≠data, PC←(PC)+rel If ((Ri))<(data), CY←1	×	×	×	×	3	2
DJNZ	Rn,rel	PC←(PC)+2,Rn←(Rn) -1, If (Rn) ≠0, PC←(PC)+rel	×	×	×	×	2	1
	direct,rel	PC←(PC)+3, (direct)←(direct)-1, if (direct) ≠0, PC←(PC)+rel	×	×	×	×	3	2

Stack, empty operation class instruction

Mnemonic	Function	Impact on the flag				Number of bytes	Number of cycles
		P	OV	AC	CY		
PUSH direct	SP←(SP)+1, (SP)←(direct)	×	×	×	×	2	2
POP direct	direct←(SP), SP←(SP)-1	×	×	×	×	2	2
NOP	empty operation	×	×	×	×	1	1

Bit manipulation instruction

Mnemonic	Function	Impact on the flag				Number of bytes	Number of cycles	
		P	OV	AC	CY			
MOV	C, bit	CY←bit	×	×	×	√	2	2
	bit, C	bit←CY	×	×	×	×	2	2
CLR	C	CY←0	×	×	×	√	1	1
	bit	bit←0	×	×	×	×	2	2
SETB	C	CY←1	×	×	×	√	1	1
	bit	bit←1	×	×	×	×	2	2
CPL	C	CY← $\overline{\text{CY}}$	×	×	×	√	1	1
	bit	bit← $\overline{\text{bit}}$	×	×	×	×	2	2
ANL	C, bit	C←(C)^(bit)	×	×	×	√	2	2

	C, /bit	$C \leftarrow (C) \wedge (\overline{\text{bit}})$	×	×	×	√	2	2
ORL	C, bit	$C \leftarrow (C) \vee (\text{bit})$	×	×	×	√	2	2
	C, /bit	$C \leftarrow (C) \vee (\overline{\text{bit}})$	×	×	×	√	2	2
Pseudo-instruction								
Mnemonic	Instruction format		Function description					
ORG	【tab:】 ORG addr16		Define the first address of tab					
EQU	tab EQU data/tab		Assign values to labels					
DB	【tab:】 DB item or item label		Define a-byte or multi-byte					
DW	【tab:】 DW item or item label		16 bit word content used to define two or more cells in memory					
DS	【tab:】 DS expression		Specifies to leave several memory cells starting with the label					
BIT	tab BIT address		Assign a bit address to a label					
END	END is placed at the end of the assembly language program to tell the assembler that the source program ends here.							

CPU instruction set table


CPU related register

SFR register				
Address	Name	RW	Reset value	Function description
0x81	SP	RW	0x07	stack pointer register
0x82	DPL	RW	0x00	data pointer register 0 low 8 bit
0x83	DPH	RW	0x00	data pointer register 0 high 8 bit
0x87	PCON	RW	0x00	low power mode select register
0xE0	ACC	RW	0x00	accumulator
0xF0	B	RW	0x00	B register


CPU SFR register list

20. Reference Application Circuits


20.1. BF7613BM20-SJLX/TJLX Reference Circuit



20.2. BF7613BM28-SJLX/TJLX Reference Circuit



20.3. BF7613BM32-LJTX Reference Circuit




Note: The above reference schematic reference circuit is for reference design only.

1. The RSX channel resistance is recommended to be 1K~8.2K, normal 4.7K.
2. The SWE debugging peripheral circuit is only used for SWE debugging. If the emulator or adapter board has a pull-up resistor, there is no need to connect the SWE pull-up resistor.
3. Replace the 0Ω resistors with parallel power and ground with magnetic beads. The EMI test item (RE) can increase the test margin. The recommended parameter is 600 Ω@100MHz.

21. Packages





21.1. SOP20



SOP20 Package Infographic


DIM	SOP20 MILLIMETERS		
	MIN	NOM	MAX
A	-	-	2.650
A1	0.100	0.200	0.300
A2	2.250	2.300	2.350
b	0.350	-	0.440
c	0.250	-	0.310
D	12.600	12.800	13.000
E1	7.300	7.500	7.700
E	10.100	10.300	10.500
e	1.270(BSC)		
L	0.7	-	1
θ	0°	-	8°
End surface waste	-	-	0.2
Total length of plastic package	12.800	13.000	13.300

21.2. TSSOP20



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	1.00	1.05
A3	0.39	0.44	0.49
b	0.20	—	0.28
b1	0.19	0.22	0.25
c	0.13	—	0.17
c1	0.12	0.13	0.14
D	6.40	6.50	6.60
E1	4.30	4.40	4.50
E	6.20	6.40	6.60
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00REF		
θ	0	—	8°


21.3. SOP28




SOP28 Package Infographic

DIM	SOP028 MILLIMETERS		
	MIN	NOM	MAX
A	2.250	2.400	2.650
A1	0.100	0.200	0.300
A2	2.250	2.300	2.350
b	0.300	0.425	0.480
c	0.250	0.285	0.310
D	17.800	18.000	18.200
E1	7.300	7.500	7.700
E	10.100	10.300	10.500
e	1.270(BSC)		
L	0.7	-	1
θ	0°	-	8°
End surface waste	-	-	0.2
Total length of plastic package	18.000	18.300	18.500


21.4. TSSOP28



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	—	1.00
A3	0.39	0.44	0.49
b	0.20	—	0.29
b1	0.19	0.22	0.25
c	0.14	—	0.18
c1	0.12	0.13	0.14
D	9.60	9.70	9.80
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00BSC		
θ	0	—	8°



21.5. LQFP32




LQFP32 package information chart

Ordering information

Package	Work temperature		Package style	Keep the follow-up
S: SOP	Car grade	A: -40℃~+150℃	B: tap	-
A: SSOP		B: -40℃~+125℃	L: feed tube	-
T: TSSOP		C: -40℃~+105℃	T: tray	-
M: MSSOP		D: -40℃~+85℃	-	-
L: LQFP	Industrial grade	K: -40℃~+85℃	-	-
Q: QFN		J: -40℃~+105℃	-	-
B: BGA		L: -40℃~+125℃	-	-
D: DIP	Consumer grade	P: -25℃~+70℃	-	-
-		Q: 0℃~+70℃	-	-

Example:



Revision History

Revised date	Revised content	Reviser	Remarks
2021-06-24	V1.0	YNN	V1.0
2021-09-14	<ol style="list-style-type: none">1. Add BOR description2. Update reset timing3. Update BYD logo4. Update B5H register5. Update reference circuit	YNN	V1.1
2021-11-04	<ol style="list-style-type: none">1. Update the power-off reset voltage range2. Update the LVDT detection voltage range3. Update the description of registers 2EH, 2FH, 87H, 89H, FDH4. Update timer 0/1 chapter	YNN	V1.2
2022-03-09	<ol style="list-style-type: none">1. Update storage description2. "EEPROM " name updated to "DATA area"3. Update header4. Update clock block diagram5. Update instruction set	YNN	V1.3

Disclaimer

1. The information contained herein is subject to change without notice, see the revision record for details. Please contact FAE or the agent for the latest version.
2. BYD Semiconductor Co., Ltd. will do its utmost to ensure the high quality and high stability of the company's products. Nonetheless, due to the inherent characteristics of general semiconductor devices such as electrical sensitivity and vulnerability to external physical damage, our products may malfunction or fail under these circumstances. When using our company's products, users are responsible for designing a safe and stable system environment in compliance with safety rules. Users can avoid possible accidents, fires and public injuries by removing redundant devices, failure prevention and fire prevention measures. When the user uses the product, please follow the operating steps specified in the company's latest manual to use the product.
3. The products of BYD Semiconductor Co., Ltd. in this document are designed for general electrical applications (computers, personal tools, company tools, measuring tools, industrial mechanical devices, household appliances, etc.). The company's products can not be used in some special equipment that requires extremely high stability and quality, so as to avoid accidents such as casualties. The range of products that cannot be applied includes atomic energy control equipment, aircraft and aviation devices, transportation equipment, traffic signal equipment, combustion control equipment, medical equipment, and all safety equipment. The company shall not be responsible for any loss or injury caused by users who use it within the non-product application ranges listed above.